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As technology continues to scale down, semiconductor manufacturing
with 193nm lithography is greatly challenging because the required half pitch
size is beyond the resolution limit. In order to bridge the gap between design
requirements and manufacturing limitations, various resolution enhancement
techniques have been proposed to avoid potentially problematic patterns and
to improve product yield. In addition, co-optimization between design perfor-
mance and manufacturability can further provide flexible and significant yield
improvement, and it has become necessary for advanced technology nodes.
This dissertation presents the methodologies to consider the lithography im-
pact in different design stages to improve layout manufacturability.
Double Patterning Lithography (DPL) has been a promising solution
for sub-22nm node volume production. Among DPL techniques, self-aligned
double patterning (SADP) provides good overlay controllability when two
vii
masks are not aligned perfectly. However, SADP process places several limi-
tations on design flexibility and still exists many challenges in physical design
stages. Starting from the early design stage, we analyze the standard cell de-
signs and construct a set of SADP-aware cell placement candidates, and show
that placement legalization based on this SADP awareness information can
effectively resolve DPL conflicts. In the detailed routing stage, we propose
a new routing cost formulation based on SADP-compliant routing guidelines,
and achieve routing and layout decomposition simultaneously. In the case that
limited routing perturbation is allowed, we propose a post-routing flow based
on lithography simulation and lithography-aware design rules. Both routing
methods, one in detailed routing stage and one in post routing stage, reduce
DPL conflicts/violations significantly with negligible wire length impact. In
the layout decomposition stage, layout modification is restricted and thus the
manufacturability is even harder to guaranteed. By taking the advantage of
complementary lithography, we present a new layout decomposition approach
with e-beam cutting, which optimizes SADP overlay error and e-beam lithog-
raphy throughput simultaneously.
After the mask layout is defined, optical proximity correction (OPC)
is one of the resolution enhancement techniques that is commonly required to
compensate the image distortion from the lithography process. We propose
an inverse lithography technique to solve the OPC problem considering de-
sign target and process window co-optimization. Our mask optimization is
pixel based and thus can enable better contour fidelity. In the final physi-
viii
cal verification stage, a complex and time-consuming lithography simulation
needs to be performed to identify faulty patterns. We provide a classification
method based on support vector machine and principle component analysis
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Due to the delay in the next generation lithography technology such
as Extreme Ultra Violate (EUV) [28] and E-beam lithography (EBL) [63,82],
the manufacturing industry still relies on the 193nm wavelength light source
as illustrated in Fig. 1.1. As technology continues to scale down to sub-22nm,
semiconductor manufacturing with 193nm lithography becomes greatly chal-
lenging because the required half pitch size is beyond the resolution limit. In
order to bridge the gap between design requirements and manufacturing limi-
Figure 1.1: Optical lithography status [64]. Current lithography process still
relies on the 193nm wavelength light source.
1
tations, various resolution enhancement techniques [64,80] have been proposed
to improve product yield and avoid potentially problematic patterns. In addi-
tion, co-optimization between design performance and manufacturability can
further provide flexible and significant yield improvement, and it has become
necessary for advanced technology nodes.
1.1 Sub-wavelength Lithography Challenges
Double Patterning Lithography (DPL) has been a promising solution
to achieve sub-22nm node volume production. In DPL, adjacent patterns with
a distance less than the manufacturing limit must be decomposed and assigned
to different masks. The decomposition process is referred to as coloring. Since
each mask contains sparser patterns with larger spacing, it can be manufac-
tured with the current optical lithography process. By combining patterns in
the two masks together, the layout density is doubled and thus the lithography
resolution is improved.
There are two main DPL schemes in current IC manufacturing: litho-
etch-litho-etch (LELE) double patterning, and self-aligned double patterning
(SADP). LELE [8,13,45,78,89] consists of two exposure and two etch processes
as shown in Fig. 1.2 (a), and it allows stitch insertion to improve the decompo-
sition flexibility. Applying stitches allows a pattern to be split into two masks;
however, it makes patterns more sensitive to process variations. Besides, the
alignment and magnification errors on the second mask exposure cause LELE
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Figure 1.2: Manufacturing processes of the two main double pattering lithog-
raphy techniques: (a) LELE and (b) SADP.
SADP, on the other hand, provides better overlay controllability than LELE
DPL with its sidewall spacer based manufacturing process as shown in Fig.
1.2 (b). This has made SADP widely adopted for advanced technology nodes.
However, SADP process places several limitations on design flexibility and still
exists many challenges in physical design stages. Therefore, it is necessary to
consider SADP compliance in early physical design stages to ensure SADP
manufacturability.
In addition to the progress in manufacturing process such as DPL, vari-
ous resolution enhancement techniques (RETs) have been proposed to achieve
deep sub-wavelength lithography. Optical Proximity Correction (OPC) is one
3
(a) (b) (c) (d)
Figure 1.3: Layout examples. (a) Target layout. (b) Printed image and lithog-
raphy hotspots indicated by red circles. (c) OPC mask. (d) Improved printed
image with OPC.
of the RETs that has been widely adopted. Fig. 1.3 (a) and (b) show a layout
example and its corresponding printed image. Several open connections and
line-end shortenings are caused by lithography effects, which could result in
serious yield loss. With OPC technique, the mask is modified as shown in Fig.
1.3 (c) to compensate the image distortion, which generates better feature
shapes in (d).
The area indicated by red circles in the above figure is also referred to
as lithography hotspots and they should be eliminated in the physical design
stages. With various design for manufacturability (DFM) techniques, at the
last design stage, a physical verification still needs to be performed to identify
hotspots and ensure design manufacturability. The hotspot detection problem
is to locate hotspots on a given layout. Although conventional lithography
simulation [47, 67] can accurately identify faulty layout patterns with com-
plicated lithography models, the computational time is extremely expensive.
Recently, hotspot detection methods based on machine learning and pattern-
4
ing matching have become popular candidates. Pattern matching techniques
enable high accuracy and data learning algorithms provide high flexibility to
adapt to new lithography processes and rules. However, how to achieve high
detecting accuracy with low false alarms is still challenging.
1.2 Overview of this Dissertation
In this dissertation we present systematic methodologies [29–34] that
consider the lithography impact in different design stages to improve layout
manufacturability. Fig. 1.4 shows the typical design flow and our proposed










SADP Compliant Detailed Routing
Lithography Aware Post Routing
Layout Decomposition with Hybrid SADP+EBL
Optical Proximity Correction
Lithography Hotspot Detection
Figure 1.4: Summary of the design flow and the proposed methodologies in
their corresponding design stages.
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Our optimization for SADP friendliness is presented in Chapter 2 for
different physical design stages, including (1) standard cell placement, where
the arrangement of standard cells is decided considering the layout decom-
posability between cells; (2) detailed routing, where the pin-to-pin routes are
determined considering the lithography effect between adjacent nets; and (3)
post routing, where limited modification of routed paths is performed to re-
duce lithography hotspots; and (4) layout decomposition with complimentary
e-beam lithography, where the hybrid pattern assignment among SADP masks
and e-beams are determined.
In the current physical design flow, designs in RTL codes go through
several procedures to generate the target layout. Layout decomposition for
DPL is performed at a late stage before manufacturing. However, layout de-
composability usually cannot be guaranteed especially for dense metal layers,
and thus should be addressed in early design stages. We analyze the lithogra-
phy impact on standard cells and find the arrangements that lead to decompos-
able layouts. Based on the eligible cell placement candidates, a SADP-aware
legalization approach is presented in Section 2.2 to resolve coloring conflicts
in standard cell level.
In addition to standard cell layers, lower routing layers are usually con-
gested as well, which cause difficulty for layout decomposition. Integrating
SADP awareness in routing stage provides a great flexibility to improve both
decomposability and pattern overlay error. We propose a detailed routing
approach in Section 2.3 to achieve routing and layout decomposition simulta-
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neously based on SADP-friendly routing guidelines. Although this approach
provides a full routing and DPL optimization, some designs may prefer to treat
DFM guidelines as recommended rules rather than strictly forced DRC rules.
Besides, in the late design stage, it is commonly demanded to fix lithographic
violations without drastically changing existing routes. Based on these mo-
tivations, we present a SADP-compliant post routing flow to fix lithographic
violations in Section 2.4.
Recently, complementary lithography that allows different lithography
techniques work together has become promising. Since different lithogra-
phy techniques have their own advantages and limitations, it is important
to achieve good trade-off among these techniques. Although there has been
related research on 1D layout, the co-optimization for hybrid lithography tech-
niques on general 2D layouts is still challenging and under development. To
improve the manufacturability of SADP-based designs, we propose a hybrid
SADP and EBL layout decomposition approach in Section 2.5.
By applying the above physical design processes for SADP compliance,
the layout can be optimized to ensure SADP manufacturability. To further
improve the pattern quality during lithography process, OPC is a necessary
step. The main objective for OPC is to obtain an optimized mask that can
compensate the pattern distortion. As the feature size is getting smaller, the
yield impact of layout uncertainty during the manufacturing process is getting
larger. In Chapter 3, we propose a new OPC approach considering the design
target optimization and process window minimization simultaneously.
7
Once the mask optimization is done, it is needed to verify if there are
still lithography hotspots before delivering the design for manufacturing. In
Chapter 4, we present a high performance hotspot detection approach based on
principle component analysis and support vector machine. Several techniques,
including hierarchical data clustering, data balancing, and multi-level training,
are provided to enhance performance of the proposed approach. Our data
clustering and data compression techniques help to improve the accuracy and
reduce the false alarms.
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Chapter 2
Self-aligned Double Patterning (SADP) Aware
Physical Design
Self-aligned double patterning enables higher pitch resolution. How-
ever, SADP process requires valid layout decomposition to ensure its manu-
facturability which is difficult to guarantee especially for dense metal layers.
Therefore, it is necessary to consider SADP compliancy in early physical design
stages to ensure SADP manufacturability.
In this chapter, we first give an overview of SADP process and dis-
cuss its challenges in Section 2.1. A standard cell legalization approach for
SADP decomposability is presented in Section 2.2. In Section 2.3, we propose
a SADP-compliant detailed routing method to avoid conflicts among nets. To
reduce the router burden, in Section 2.4, we present a post routing method-
ology that can identify and fix lithography unfriendly patterns efficiently. A
layout decomposition with complimentary e-beam lithography is proposed in
Section 2.5 that can provide higher design flexibility.
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2.1 SADP Process Overview
In SADP, the double patterning spacing Sdp restricts the minimum
spacing between two patterns on the same mask. Any two patterns with
distance less than Sdp must not be fabricated on the same masks, otherwise,
it is called a conflict. In general, the layout decomposition process involves
decompose layout patterns into two sets; one is defined by the core (mandrel)
mask, and the other is co-defined by spacers and the trim mask.
Fig. 2.1 shows an example to fabricate the target layout with SADP,
where the arrow indicates a conflict between the two target patterns, meaning
they cannot be fabricated on the same mask. Part of the target layout is first
defined by the mandrel mask as shown in Fig. 2.1(b). Pattern C is called an
assist mandrel, which helps to define target patterns but will not appear on
the final layout. Next, a spacer material is deposited around the boundary
of the mandrels as shown in the slashed area in (c). The mandrels will then
be removed as shown in (d). After that, the second mask, trim mask shown
in the green area will be applied to block the undesired layout region. A
metal filling process will then fill the white area so that the final layout in
(e) is obtained. We call pattern A a mandrel pattern since it is defined by
the mandrel mask, and pattern B a non-mandrel pattern. To achieve a valid
layout decomposition, all patterns on the mandrel and the trim mask must
satisfy the minimum spacing Sdp.
One issue with SADP process is that the trim mask may not perfectly











Figure 2.1: SADP example. (a) Target layout patterns. (b) The mandrel
mask. (c) Spacer deposition. (d) Mandrel removal and the trim mask. (e)
Final patterns.
or CD variation; for example, a possible line-end shortening is on edge e3.
Spacers can work as an isolating material, and thus patterns that aligned to
spacers would not suffer from overlay problem. Fig. 2.2 (a) and (b) show
examples with and without overlay error, respectively. Pattern A is formed
by the first exposure, while pattern B is formed by aligning to the boundaries
of the spacer and the trim pattern. If the trim mask shifts, the right edge of
pattern B would be vulnerable to the overlay error as shown in Fig. 2.2 (b),
causing CD variation. A good layout decomposition should avoid patterns

















Figure 2.2: CD variation caused by SADP overlay error.
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2.2 SADP Friendly Configuration for Standard Cell Li-
brary
The most dense metal layers in VLSI designs are metal1 and metal2
layers, which are commonly used by standard cells. Since the positions of
standard cells are fixed after placement, potential coloring conflicts between
adjacent cells needs to be detected and avoided to ensure the manufacturability
for DPL.
Industries have been discussed the demand to integrate layout decom-
position information into the placement stage. Previous studies [41, 52] fo-
cused on generating double patterning friendly standard cell library that helps
to achieve layout decomposability after placement. They suggest restrictive
design rules for standard cell designs to ensure decomposability, such as pre-
assign color for power/ground net, force single color on each cell boundary,
and remove the color dependency between power/ground net and signal nets.
Based on a given standard cell library, Wassala et al. [70] proposed an ap-
proach to find all possible combinations of cell decompositions. However, the
techniques in these previous works involve pattern splitting which cannot ap-
ply to SADP-based designs. Moreover, none of these works have evaluated the
real impact of applying double patterning friendly standard cells in placement.
In current standard cell design methodology, designs are constructed
with standard cells placed side by side in placement stage. Usually, layout
decomposition is performed after placement and route. However, there may be





Cell A Cell B_flip
   
(b)
Figure 2.3: Standard cell placement examples. (a) Improper placement re-
quires extra space to solve the coloring conflict in the boundary. (b) SADP
compliant placement is obtained by flipping Cell B.
need to be solved by altering cell placement which may result in increase of the
layout area. By brining double patterning aware information to the placement
stage, it is possible to reduce the layout area and ease the burden for fixing
conflicts in later stages [33, 81]. Fig. 2.3 shows two examples of placing two
standard cells, where (a) shows an improper cell placement that generates a
coloring conflict by the two red patterns on the cell boundary and needs extra
space between cells to resolve the conflict; while (b) shows a more compact
and conflict-free placement by simply flipping Cell B.
The rest of Section 2.2 is organized as follows. We will discuss the im-
pact of standard cell placement in Section 2.2.1. Our SASP-aware legalization
will be explained in Section 2.2.2. We will discuss our experimental results
in Section 2.2.3, followed by the summary in Section 2.2.4. The preliminary
results of this work were reported at [33].
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2.2.1 Impact of Standard Cell Placement
2.2.1.1 The Turnaround to Placement Stage
Double pattering lithography enables further feature shrinking to sub-
22nm technology. However, there exists a gap between the product of the
design flow and a manufacturable layout. SADP process requires two adjacent
patterns not fabricated on the same mask if the distance between them is less
than the lithography resolution Sdp. Conflicts occur if the layout decomposi-
tion step fails to obey the spacing rule Sdp for all patterns on the same mask.
Since the general physical design flow does not take SADP awareness into con-
sideration, it is obvious that the layout after physical design flow may not be
decomposable to enable SADP. Therefore, fixing loops as shown in Fig. 2.4
have to be iterated until the layout is ready for manufacturing.



















Figure 2.4: Design and manufacturing flow to enable deomposability.
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techniques in mask synthesis stage. For example, SADP allows merging two
conflicting patterns followed by line-cutting [51,62] to generate the target lay-
out. However, these kind of merging may be limited by restricted manufac-
turing rules. If there are unsolvable conflicts left, the fixing process has to go
back to the routing stage to perform rip-up and re-route. Moreover, abutted
placed cells may cause conflicts by patterns near the boundary. Standard cells
are designed with various performance considerations, and have pre-defined
pin locations. Although layout modification technique [41, 89] can be applied
to separate those closed patterns, the moving space inside a cell is limited
and the performance impact is questionable. Therefore, a larger loop back to
the placement stage would be necessary to fix conflicts caused between cell
boundaries. The turnaround time to fix coloring conflicts can be huge if the
decomposability issue is not addressed in the design flow.
There are two directions to integrate SADP awareness into the place-
ment stage: pre-defined coloring and on-the-fly coloring. Since the layouts of
standard cells are known, we can perform layout decomposition up front and
embed the coloring information in the cell library that can be used by the
placer (pre-defined coloring). The alternative is to perform coloring when cells
are placed (on-the-fly coloring). This approach may provide the most compre-
hensive coloring choices, but the repeated coloring would be time-consuming.
In the following, we will focus on the approach based on pre-defined coloring.
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2.2.1.2 SADP Challenges for Standard Cells
It has been mentioned that conflicts may occur in the boundary of two
abutted cells. Standard cells contains power/ground net as well as signal nets,
where power/ground net is connected throughout the entire row and thus is
viewed as a single pattern. While conflicts between signal nets can be elimi-
nated by simply moving the two cells apart, conflicts between power/ground
net is hard to solve. Fig. 2.5 shows the coloring results of two cells, where the
colors of the power and ground nets are different in (a) and are the same in
(b). Since the coloring results in Fig. 2.5 are the only options for the two cells
because of their internal pattern structures, a conflict exists natively when
they are placed on the same row. For other DPL processes such as LELE-
type DPL, this conflict may be solved by splitting the conflicting pattern into
(a) (b)
Figure 2.5: Layout decomposition conflicts on power/ground net. (a) AOI21.
(b) NAND2.
17
two. However, this technique does not work for SADP because of the process
limitation.
The overlay problem should be taken care when placing together two
cells with pre-define colors. Fig. 2.6 shows two cases when two cells are
placed, where red patterns are formed by the mandrel mask and blue pattern
are formed by spacer and the trim mask. Assume there is no conflict in the
boundary of cell B and C in (a). However, the blue patterns near the boundary
would suffer from the overlay error because there is no adjacent mandrels to
provide spacer alignment. Although we could reserve empty space between cell
B and C to allow dummy mandrel insertion, this would increase the design
area and wire length, and sacrifice the benefit of using DPL technology. Fig.
2.6 (b) shows the result with less overlay error by flipping cell C, where the
mandrel in cell C provides spacer alignment in the abutting boundary for cell
B.






Cell B Cell C
(c)
Figure 2.6: Placement example where (a) suffers more overlay error than (b).
(c) Closer view of the center area of (a).
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2.2.2 SADP-aware Legalization
The main challenge of SADP friendly placement is the extra effort to
determine the decomposability during the placement stage. In addition, the
design performance would be compromised because the decomposability be-
comes one of the optimization objectives for the placer. The problem can be
even complicated when SADP overlay minimization is also considered. There-
fore, an efficient approach is needed to make SADP friendly placement possi-
ble; and in the mean while, the impact to the design performance should be
minimized. We present a SADP-aware legalization applied after the regular
detailed placement. We will first give the problem formulation, and discuss
what SADP-aware configuration should be provided in the cell library. Then
we will explain how to integrate the configuration into the placement stage
efficiently.
2.2.2.1 Problem Formulation
Given a placed layout, our task is to identify SADP conflicts between
cells, and solve them by cell flipping or cell spreading. The objective is to
solve all conflicts while minimizing the core area increase and wire length
perturbation. Since we only care about the conflicts between cells, we assume a
cell itself is decomposable, meaning there is no conflict internally. In addition,
we assume “double-back” rows (adjacent rows share power/ground rail) are
not used in the design for more flexible decomposition results.
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2.2.2.2 Standard Cell Category
Before checking and solving conflicts in the placement, we need to build
pre-coloring results and embed this information in the cell library. For each
cell, we build a conflict graph to represent the topological relationship among
pattens. Fig. 2.7 (a) shows a sample layout and its corresponding conflict
graph. We traverse the conflict graph in DFS manner and apply two-coloring
to assign a color for each pattern. Note that the coloring assignment may not
be unique. To achieve the most placement flexibility, we enumerate all possible
coloring candidates for each cell as shown in Fig. 2.7 (b)-(e).
(a) (b) (c) (d) (e)
Figure 2.7: (a) Sample layout and its corresponding conflict graph in dashed
lines. (b)-(e) Candidate coloring results.
Although we can always construct a conflict graph for two abutted cells
and check if there is coloring conflict on the graph, this does not give much
insight on how cell configurations impact decomposability. We further study
the cell coloring results and categorize cells as PG-type and Abut-type which
are defined as follows.
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Definition PG-type: The coloring relation between power and ground nets.
PG-type can be (1) Same-PG if power and ground nets must be assigned the
same color; (2) Diff-PG if power and ground nets must be assigned different
colors; and (3) Free-PG if there is no coloring dependency between the power
and ground nets.
Definition Abut-type: The coloring and pattern geometry of a cell boundary
(left and right). Abut-type can be (1) Safe-Abut if the spacing between the
left/right-most pattern and the cell boundary is larger than the conflicting
threshold Sth; (2) Free-Abut if there is no coloring dependency among the
left- and right-most patterns, the power net, and the ground net; (3) Unknown-
Abut if none of (1) or (2) is satisfied.
Examples of Diff-PG and Same-PG can be seen in Fig. 2.5 (a) and
(b), respectively. Free-PG exists when there is no path connecting the power
and ground net on the conflict graph, so they can be assigned either the same
color or different colors. Cell A in Fig. 2.3 shows an example with Free-PG
type, where a wide space between power/ground net and signal nets break
their coloring dependency. It is obvious that a Same-PG cell cannot abut a
Diff-PG cell; while a Free-PG cell is flexible to abut cells with any PG-type.
The left boundary of Cell C in Fig. 2.6 (a) is an example of a Safe-
Abut boundary. Assume there is a minimum pattern-to-boundary spacing
Sb min between patterns inside a cell and the cell boundary as shown in Fig.
21
2.6 (c). We can find a threshold distance Sth such that as long as the pattern-
to-boundary spacing Sb of a cell is larger than Sth, no conflict will be induced.
This threshold is determined by the resolution limit, that is, Sb > Sth =
Sdp − Sb min. The concept of Free-Abut is similar to Free-PG, which means
the coloring of patterns on the boundary are independent and have nothing
to do with the power/ground net. Patterns on a Free-Abut boundary can
be colored freely depending on the color of its adjacent cell. For example,
the right boundary of the cell in Fig. 2.7 is a Free-Abut boundary, while
its left boundary is Unknown-Abut because the color of the left-most patten
contradicts the color of the power/ground net.
Lemma 1: Two cells are PG-compatible if and only if there is no conflict be-
tween their power/ground nets, including the combinations {Same-PG, Same-
PG}, {Diff-PG, Diff-PG}, and {Free-PG, Any}.
Lemma 2: Two cells are Abut-compatible if and only if there is no conflict be-
tween patterns by their abutting boundary, including the combinations {Safe-
Abut, Any}, {Free-Abut, Any}, and conflict-free {Unknown-Abut, Unknown-
Abut}.
Theorem 1: Two cells are compatible if and only if they are PG-compatible
and Abut-compatible.
We define SADP compatibility of a pair of cells as the decomposability
when they are placed abutted, which can be determined by Theorem 1. Deter-
mining PG-compatibility is trivial, however, determining Abut-compatibility
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may requires extra effort if two Unknown-Abut boundaries are considered. In
that case, we need to construct a conflict graph for patterns of two abutted
cells and check if odd cycles (conflicts) are formed in the graph.
2.2.2.3 Decomposability Look-up Table
Although determining PG-compatibility is trivial, determining Abut-
compatibility requires extra effort when Unknown-Abut boundaries involve.
It is inefficient to perform coloring for Unknown-Abut boundaries whenever
they are checked. Since cell library has fixed layouts and usually contains only
hundreds of cells, we can create a decomposability look-up table (DPLUT) to
provide quick query during legalization.
Given a standard cell library with N cells, we build a two-dimensional
N × N DPLUT based on Theorem 1, in which each table entry keeps the
decomposable solution candidates of two abutted cells. The first dimension
represents the cell on the left, and the second dimension represents the cell on
the right, as shown in Fig. 2.8. The solution candidates indicate decomposable
cell orientations and the corresponding overlay error on the abutting boundary.
If there is no legal combination to place two cells, their solution candidates
would be NULL. Note that the same cell orientation may have different
SADP layout decomposition results based on how patterns are colored, and
we only keep the one with the minimum overlay error. With DPLUT, we can
quickly query if two cells can be put together, and obtain the minimal overlay























Figure 2.8: Decomposability look-up table.
in Fig. 2.8 indicate two orientations to place cell ci and cj, and thus we can
decide wether to perform cell flipping according to the possible overlay error
value1 and value2. Solutions Si1 and Si2 represent two different coloring results
for cell ci.
2.2.2.4 SADP Legalization
We present a post processing in detailed placement, SADP legalization,
to “legalize” conflicting cells after the regular placement without significant
design perturbation. After obtaining the DPLUT mentioned in Section 2.2.2.3,
we use it to quickly determine the decomposability between two adjacent cells.
Once a conflict is found, we applied one of the two techniques, cell flipping and
cell spreading, to resolve it. When the design area is the main concern, cell
flipping is preferred because it does not impose area overhead. Cell spreading
may take advantage of existing white space on the original placement, but the
white space may not be sufficient to solve all conflicts. In certain placement,
we may need to enlarge the design area in order to resolve all conflicts.
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Alg. 1 shows our greedy-based legalization. Rows of the placement are
processed one by one, left to right (Line 1, 2). For each pair of conflicting cells,
we first check if the conflict can be solved by flipping one cell as shown in Line
4. If a flipped solution is not available, then we try cell spreading as shown in
Line 9. Decomposability check “IsConfclit” is done by checking if {cri , cri+1}
in the current orientation exists in DPLUT[cri ][cri+1 ]. If not, we may flip one
of the cells according to the solution candidates in DPLUT[cri ][cri+1 ] and the
current color assignment of the two cells. However, if there is no any way to
decompose the two adjacent cells, we can only solve their conflict by spreading
the two cells.
Algorithm 1 SADP legalization
Input: R rows of cells
1: for each r ∈ R do
2: for i = 1→ |r|−1 do
3: if IsConflict(cri , cri+1) then
4: Flip(cri , cri+1)
5: end if
6: end for
7: for i = 1→ |r|−1 do
8: if IsConflict(cri , cri+1) then






Existing placement benchmarks such as ISPD 06’ benchmark only pro-
vide placement information without standard cell library detail. Therefore,
those benchmarks cannot be used for SADP legalization. Instead, we synthe-
size OpenSPARC T1 designs with Nangate 45nm standard cell library [5] to
generate our benchmark. For simplicity, we assume the sizes of the minimum
pattern width, spacing, and spacer width are the same, and modify the layout
accordingly. Cells are decomposed as explained in Section 2.2.2 and used to
configure the decomposability look-up table. Because Nangate standard cell
library is not designed for SADP, several cells are not decomposable internally.
For simplicity, we assume there is no internal conflicts and no power/ground
incompatibility, so we can focus on solving conflicts between cell boundaries.
2.2.3.1 SADP Legalization
We perform placement with Cadence SOC Encounter [1] and use the
result as the input of our approach. The default core utilization rate is set as
0.7. The benchmark information and our results are shown in Table 2.1.
We implement two versions of SADP-legalization, area-unbounded (UB)
and area-bounded (B). In SADP-legalization UB, expanding layout area is al-
lowed for cell spreading if necessary. Table 2.1 shows the results, where all
conflicts in the original placement are solved with slight area and wire length
perturbation. On average, SADP-legalization UB induces 3.25% additional
area and 1.39% additional wire length.
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Table 2.1: Experimental results with area-unbounded SADP legalization.
Design Benchmark Statistics SADP-Legalization UB
Conflict Area(um2) WL(um) Conflict Area(um2) WL(um) +Area% +WL%
alu 877 5284 29620 0 5451 30004 3.16% 1.30%
byp 2089 18011 133500 0 18997 135635 5.47% 1.60%
div 1439 11860 55390 0 12785 56535 7.80% 2.07%
ecc 587 5046 23090 0 5225 23376 3.55% 1.24%
ffu 612 6493 27970 0 6564 28216 1.09% 0.88%
mul 5463 42139 205500 0 42224 207978 0.20% 1.21%
efc 454 4471 12150 0 4536 12326 1.45% 1.45%
Average 3.25% 1.39%
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In SADP-legalization B shown in Table 2.2, layout area is fixed, and
conflicts can only be solved within the given area specification. Our results
show that around 40% of the conflicts can be solved without any area penalty,
and the wire length perturbation is only 0.08% on average. SADP-legalization
for all designs can be accomplished within seconds, showing the efficiency of
utilizing DPLUT.
Table 2.2: Experimental results with area-bounded SADP legalization.
Design SADP-Legalization B
Conflict WL -Conflict% +WL%
alu 519 29648 40.82% 0.09%
byp 1433 133552 31.40% 0.04%
div 831 55437 42.25% 0.08%
ecc 364 23108 37.99% 0.08%
ffu 345 27991 43.63% 0.08%
mul 3133 205683 42.65% 0.09%
efc 267 12164 41.19% 0.12%
Average 39.99% 0.08%
2.2.3.2 Analysis of SADP-friendly Standard Cell Design and Place-
ment
There are two aspects when talking about SADP-friendly standard cell
design. One is internally SADP-friendly, meaning the cell itself is decompos-
able. Another is externally SADP-friendly, meaning the cell can easily abut
on another cell without conflicts. It is essential to ensure standard cells are
self-decomposable to achieve basic layout decomposability. It is also important
to maintain external SADP friendliness, which can further improve placement
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results. We analyze the layout after applying SADP-legalization, and observe
some important factors that affect the result quality. Below we discuss some
design strategies that can improve SADP-aware legalization. This information
can be considered by cell designers and CAD engineer to better achieve SADP
friendliness.
• The power/ground compatibility between cells is the biggest issue in
SADP-aware placement. The cell library either needs to maintain con-
sistent coloring of power/ground net for all cells, or it needs to provide
both coloring options (the same or different coloring) for each cell to
provide the most flexibility for decomposable placement.
• The patterns on the boundary of a cell is where conflicts may occur, and
thus the pattern number on the boundary should be kept small and the
pattern structure on the boundary should be as simple as possible. For
example, if patterns on the boundary are assigned the same color, they
can easily abut a cell with another color on the boundary. However, if
the patterns are with mixed colors, finding the conflict-free match would
be more difficult.
• Leaving white space would benefit SADP legalization. Most importantly,
the white space should be evenly distributed among the rows or the entire
layout to avoid the bottleneck of solving conflicts. The area increase
or performance degradation is usually determined by the row or region
that need the most white space for solving conflicts. If a particular row
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Row2
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Figure 2.9: Row 2 may cause conflict solving bottleneck.
is much congested than others, the chance is that solving its conflicts
needs to allocate more space by enlarging the core area. For example,
Row 2 in Fig. 2.9 is more congested than the others; performing cell
spreading for it requires either increasing the core area or moving cells
in Row 2 to other rows with larger performance impact.
2.2.4 Summary
Double patterning enables nanometer lithography, however, achieving
decomposable designs is still challenging. We study the coloring strategies of
standard cells and analyze their impact to the placement with SADP process.
We present the standard cell configuration and embed this information in
the cell library. Based on the cell configuration, our SADP legalization can
quickly determine the decomposability between cells and solve conflicts with
cell flipping and cell spreading techniques. The results show that our approach
can efficiently solve conflicts with small area overhead and layout perturbation.
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2.3 SADP Aware Detailed Routing
In addition to standard cell layers that have been tackled for SADP in
the previous section, lower routing layers are usually congested as well. To
guarantee layout decomposability, it is necessary to consider SADP in earlier
design stages, especially in detailed routing.
Because the most critical patterning control in SADP is not governed
by lithography, but by the deposition of the sidewall spacer, it has less overlay
error and excellent variability control compared to LELE [57]. However there
is no stitch allowed in SADP to resolve conflicts, making its layout decom-
position difficult. Moreover, SADP layout decomposition is not intuitive in
the sense that the decomposition result does not have a direct relation to the
original layout. SADP requires assist mandrels [9] during its patterning pro-
cess and these unwanted mandrels need to be trimmed out by the trim mask.
Therefore, the core mask and the trim mask cannot be obtained simply from
the target layout. For 2D patterns, this mask assignment process would be
more complicated.
Double patterning friendly routing has been proposed in [14, 88], but
their methods cannot be applied to solve SADP induced issues. A SADP-
friendly detailed routing flow [61] is presented by performing detailed routing
and layout decomposition concurrently. In [48], a new grid structure with rout-
ing rules is presented and can be applied for SADP- and SAQP(self aligned
quadruple patterning)-aware routing. The grid structure partially pre-assigns
different colors to adjacent rows/columns, and the routing can be obtained by
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connecting two pins on grids with the same color. To capture the decomposi-
tion violations and spacer-is-dielectric intrinsic residue issues, a graph model is
proposed in [25] and a negotiated congestion based scheme is applied to solve
the overall SADP routing problem. In order to further maximize the layout
decomposability, we propose a systematic SADP-aware detailed router by in-
tegrating layer assignment and multi-layer routing structure to solve potential
conflicts.
In this section we propose a robust multi-layer SADP-aware detailed
routing algorithm which includes the following features:
• We propose a novel SADP-aware detailed routing approach that can
handle 2D patterns on multi-layer designs in the presence of obstacles.
• We solve routing and layout decomposition simultaneously based on the
correct-by-construction approach.
• We incorporate layer assignment to resolve potential pattern conflicts,
which increases the flexibility of layout decomposition for SADP.
• We present a set of SADP-aware routing guidelines, which helps improve
the pattern quality of SADP.
The rest of Section 2.3 is organized as follows. Our prescribed layout
planning techniques are explained in Section 2.3.1. The details of the pro-
posed SADP-aware routing framework are presented in Section 2.3.2. The
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experimental results are discussed in Section 2.3.3, followed by the summary
in Section 2.3.4. The preliminary results of this work were reported at [30].
2.3.1 Prescribed Layout Planning for SADP Compliance
Our objective is to achieve better SADP compliance by performing
routing and SADP layout decomposition simultaneously. As a result, the
routing solutions are able to take advantage of SADP’s good overlay control.
In this section, we present SADP-friendly routing guidelines to improve pattern
quality and reduce decomposition conflicts.
2.3.1.1 SADP-aware Routing Guidelines
Mandrel patterns and trim patterns are fabricated by different manu-
facturing processes. The interaction between these two types of patterns may
affect the printing images. Therefore, simply determining whether a layout
is decomposable is not adequate for SADP-friendly routing. We analyze the
impact of different pattern assignments on the pattern quality. The following
three layout planning guidelines provide a systematic procedure to construct a
SADP-friendly routing. Incorporating these guideline into our routing frame-
work enables us to take advantage of SADP technology.
1. If both mandrel pattern and trim pattern are conflict-free when being
assigned to a route, the mandrel pattern is preferred.
2. If the candidate routes have the same routing cost and can only be
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assigned as trim patterns, the route with more spacer protection is pre-
ferred.
3. The distance between a trim pattern and a mandrel pattern is suggested
to be larger than the forbidden spacing Sforb; although a valid routing
solution only requires the minimum spacing Sdp < Sforb to be satisfied.
These guidelines are explained below. The simulation result in [54]
observes the printability degradation for the second mask lithography due to
the presence of topography generated from the first mask on the wafer. One
degradation can be seen from the CD variation, where patterns from the second
lithography tend to have wider width when there are underlying patterns from
the first litho/etch step. As a result, SADP prefers mandrel patterns from the
first lithography for better printability control, and is different from LELE
which prefers two balanced subsets of patterns [78].
Another advantage of SADP is the use of spacer. As illustrated in Fig.
2.2, when the boundary of a target pattern is aligned to a spacer, the overlay
error can be prevented. Given this auto-alignment property of the spacer, a
trim pattern protected by multiple spacers is preferred.
The minimal spacing Sdp in DPL constraints the minimum allowable
distance between any two identical type patterns. A conflict occurs if two
patterns within Sdp are assigned to the same mask. In addition, a forbidden
spacing needs to be considered. The simulation results in [61] show that the
printed image of a trim pattern would be affected by a close mandrel pat-
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Figure 2.10: Prescribed layout planning. (a) Unrouted nets. (b) Legal pat-
terns with bad quality. (c) - (e) Improved patterns by our prescribed layout
planning.
tern even if Sdp is satisfied. In contrast, the quality of a trim pattern can
be improved if its neighboring mandrel patterns are kept at a sufficient dis-
tance. Therefore, we define a forbidden spacing Sforb > Sdp such that any
distance dmt < Sforb is discouraged, where dmt denotes the distance between a
neighboring trim and mandrel pattern.
These layout planning techniques work as prescriptions for our routing
engine to generate SADP-compliant layout patterns and to prevent patterns
with bad quality. The example in Fig. 2.10 shows how routing patterns
can be improved by our approach. The pin locations are given in (a) for
two unrouted nets, and (b) is one routing and layout decomposition solution
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without considering SADP. Mandrel pattern is shown in blue and trim pattern
is shown in red in our following explanation. Although (b) is a legal solution
by satisfying Sdp constraint, the mandrel pattern and the trim pattern may
affect each other because their distance are within Sforb. Three alternative
solutions with better pattern quality are shown in (c) - (e); where (c) adopts
more mandrel patterns; (d) acquires more spacer protection; and (e) enlarges
the distance between neighboring mandrel and trim patterns.
2.3.1.2 Simultaneous Layer Assignment for Conflict Prevention
The biggest challenge of SADP is the prohibition against using stitches.
For a route path1 on a single layer, either all grids in path1 are assigned as
mandrel patterns or all are assigned as trim patterns. This limitation dra-
matically decreases the possibility of generating a decomposable layout for
SADP. In order to increase the flexibility of SADP layout decomposition, we
perform simultaneous layer assignment during routing. In contrast to single-
layer layout decomposition, multi-layer layout decomposition allows patterns
to be assigned independently if they are on different layers. For example, a
route path2 is composed of seg1- via12-seg2, where seg1 is on metal 1, seg2 is
on metal 2, and via12 is used to connect seg1 and seg2. Since seg1 and seg2
are on different metal layers, they can be decomposed independently without
introducing any conflict. Via can be viewed as a splitting point similar to the
function of stitch in LELE layout decomposition.
Performing layer assignment during layout decomposition on multi-
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Figure 2.11: Prevent conflicts by simultaneous layer assignment. (a) Target
layout. (b) Conflict occurs in single-layer layout decomposition. (c) Conflict
removed by proper layer assignment.
Figure 2.12: Increase flexibility of layout decomposition by simultaneous layer
assignment. (a) Single layer. (b) Multiple layers.
layer designs has two advantages for SADP compliancy. First, a conflict can
be easily resolved by assigning conflicting patterns into different metal layers.
Fig. 2.11 shows a conflict that is solvable by our simultaneous layer assign-
ment. Fig. 2.11(a) is the target layout that needs to be printed by DPL.
A conflict occurs after single-layer layout decomposition in (b). By properly
assign the patterns to different layers as shown in (c), the conflict can be
prevented. The second advantage of considering layer assignment is that it
increases the flexibility of layout decomposition. Fig. 2.12(a) shows an exam-
ple after routing and layout decomposition on a single layer. Net nB needs to
detour to prevent intersecting net nA. By assigning a section of patterns on nB
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to an upper layer as shown in (b), wirelength is reduced. Besides, the patterns
on different layers are not restricted to a single color. In Fig. 2.12(b), patterns
of nB on metal 1 is assigned as trim patterns (shown in red); while the pattern
on metal 2 is assigned as mandrel pattern (shown in blue) to provide spacer
protection for the routed net nC and to prevent conflicts.
The simultaneous layer assignment technique increases the solution
space of both routing and layout decomposition, and thus helps prevent con-
flicts. This layer assignment is integrated into our three-dimensional path
finding process, which will be explained in the next section.
2.3.2 Multi-layer SADP-aware Detailed Routing
This section gives the detail of our proposed routing framework. We
first introduce the overall flow, and then present the techniques incorporated
in the flow.
2.3.2.1 Overall Flow
We adopt a correct-by-construction approach to build our routing flow.
When a net is routed, its layout decomposition is done simultaneously. During
path finding, a rule checking procedure ensure not only a route is legal but
also its patterns are decomposable. Consequently, once the routing is done,
its layout decomposition result is also obtained.
Alg. 2 explains the overall flow of our approach. First, we perform
initial layout decomposition for the blockages composed of pre-routed nets.
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Algorithm 2 SADP-aware detailed routing
Input: A set of blockages B, and a set of nets N
1: Layout decomposition for B
2: Q← An arbitrary net nbegin ∈ N
3: while !Q.empty() do
4: n← Q.pop()
5: for each 2-pin net k ∈ n do
6: Three-dimensional A* search for k
7: end for
8: for each nneighbor ∈ N where bbox of nneighbor overlaps bbox of n do
9: Q← Q+ nneighbor
10: end for
11: end while
Since pre-routed nets in this stage are usually sparse, most would be assigned
as mandrel patterns according to Guideline 1. Next, we process the input nets
sequentially according to the routing order determined in line 8-9 (Section
2.3.2.3). Each multiple-pin net is decomposed into 2-pin nets and then routed
using our three-dimensional A* search in line 5-7 (Section 2.3.2.4). The routing
cost in A* search is a combination of wirelength and SADP cost, which will
be illustrated in Section 2.3.2.2. After the A* search, the pattern assignment
with lowest cost will be chosen.
2.3.2.2 SADP-aware Weighted Cost
When performing A* search, the cost of routing on a grid is calculated.
Suppose an edge connecting grid gi to gj is considered, the cost of routing gj
as a mandrel and as a trim pattern is defined as follows:{
costj(m) = costi(m) + α ·WLij + β · SADPCj(m)
costj(t) = costi(t) + α ·WLij + β · SADPCj(t)
(2.1)
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if gi and gj are on the same layer.

costj(m) = min {costi(m), costi(t)}+
α ·WLij + γ · V IA+ β · SADPCj(m)
costj(t) = min {costi(m), costi(t)}+
α ·WLij + γ · V IA+ β · SADPCj(t)
(2.2)
if gi and gj are on different layers.
The pre-calculated cost costi(m) and costi(t) represent the cost when
gi is assigned as a mandrel pattern and a trim pattern, respectively; WLij
is the wirelength between neighboring grids gi and gj; VIA is the via cost
and SADPC can be either positive or negative to represent a bad or good
impact on pattern quality, respectively. User-defined parameters α, β and γ
adjust the weight between wirelength and SADP awareness. As mentioned
previously, stitch is not allowed in SADP. Therefore, gj must be assigned as
the same pattern of gi if they are on the same layer, just as defined in Eq.
(2.1). When multi-layer designs are involved, more optimization options are
available. Therefore Eq. (2.2) provides more solution space when searching
on multiple layers.
SADPC is the double patterning cost when a grid is assigned as a
mandrel/trim pattern and is determined by the guidelines provided in Section





−m · Cspr + n · Cforb (2.3)
Cmandrel and Ctrim are the unit cost of assigning a grid as a mandrel
or a trim pattern, respectively. The weight of Cmandrel is set to be less than
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the weight of Ctrim according to Guideline 1 such that more mandrel patterns
will be used. Cspr represents the benefit of a self-aligned spacer and thus
it reduces the total SADPC according to Guideline 2. The number of newly
generated spacer-protected grids m can be optimized by routing more mandrel
patterns next to existing trim patterns, or routing more trim patterns next to
existing mandrel patterns. Cforb represents the penalty for patterns violating
Wforb according to Guideline 3. Similar to m, n is the total number of newly
generated forbidden grids by the current routing path. Note that violating
Wforb is not encouraged, but it is valid for double patterning.
In general, the weight of these SADP costs differs depending on the
technology. However, we may adjust the weight according to the routing
density. For example, a larger Cspr encourages the binding of mandrel and trim
patterns, and thus helps generate a tighter layout. In contrast, larger Cforb
encourages a detour to prevent violating forbidden spacing, and thus consumes
more routing resources. In our experiments, we set Cmandrel=Cspr=Cforb and
Ctrim=2Cmandrel.
2.3.2.3 Neighborhood-based Net Ordering
How a routing algorithm explores its solution defines how important
net ordering is. For an ILP-based algorithm, solutions are calculated currently,
thus net ordering is unnecessary. However, ILP-based algorithms usually have
high runtime overhead. On the other hand, a sequential routing algorithm
that processes nets one by one relies on a good net ordering method. The
41
Figure 2.13: Net ordering impact on pattern quality. Bolder lines show grid
boundaries that are protected by spacers. (a) Net na is routed first. (b) Net
nb is routed first.
better the net ordering is, the less rip-up and reroute are required and the
less the runtime is needed. According to the cost function defined in Section
2.3.2.2, a preferred routing path should keep a low wirelength and has more
spacer-protected grids. Fig. 2.13 shows the comparison of a bad and a good
net ordering. In (a), net nA is routed first and then nB is routed. The bold
line in the grid boundary shows where the grid boundary is protected. The
net order of Fig. 2.13(b) is contrary to (a). We can see that with the same
wirelength, the solution in (b) obtains much more spacer protection.
To achieve SADP-friendly net ordering, we propose an ordering method
based on the geographic relation among nets. First, an arbitrary net ni is
selected to be routed. After ni is routed, we obtain the next net to be routed
nj by finding every bboxnj overlapping bboxni . Here bboxn is determined by
enlarging the net bounding box by a specific width wenl. This ordering method
encourages nets within a certain distance to be routed in a sequence, so that
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Figure 2.14: Neighborhood-based net ordering. n2 allows more spacer protec-
tion to be provided for n1.
the probability to provide spacer protection for these neighboring nets can be
increased. In our implementation, we set wenl slightly larger than Sforb so that
the enlarged area is sufficient but not causes too much computational burden.
Fig. 2.14 shows an example of neighborhood-based net ordering. In
the beginning, net n1 is routed and the next routing net will be determined.
It can be seen that bboxn2 overlaps bboxn1 and thus n2 will be routed next.
Finally, n3 will be routed because its bboxn3 overlaps bboxn2 .
Because the searching for overlapping bbox needs to be done whenever
a net is routed, it is important to reduce the overhead of this search. We adopt
R-tree [39] for fast indexing bbox information.
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2.3.2.4 Efficient Three-dimensional Path Finding by Dynamic Pro-
gramming
During path finding, when a routing grid g is considered, the valid-
ity of assigning g as a mandrel pattern (blue) and a trim pattern (red) is
checked simultaneously. The combined routing and layout decomposition re-
sult is denoted as R(path, LD(path)), where path is the routing path composed
of grids, and LD(path) is the coloring result for path. If a solution candidate
R(path1, LD(path1)) generates any conflict, a high routing cost defined in Sec-
tion 2.3.2.2 would be applied to prevent this candidate being selected.
The solution space for R(pathi, LD(pathi)) ∀i in single-layer SADP is
limited because all grids gj ∈ pathi must be assigned as the same color. How-
ever, the solution space on multi-layer designs would be much larger. As dis-
cussed in Section 2.3.1.2, simultaneous layer assignment with routing enables
more flexible layout decomposition. Therefore, we adopt a three-dimensional
path finding so that layer assignment can be integrated into the routing pro-
cess. Fig. 2.15 shows a routing path connecting pins p1 and p2. Because the
path is composed of three independent segments, seg1, seg2, seg3, which are
connected by vias, each segment is flexible to be assigned as either a man-
drel or a trim pattern. It can be seen that in total 8 candidate solutions are
available for the case in Fig. 2.15.
The time and space complexity would be an issue if we simply explore
all possible solutions during three-dimensional path finding. We find that, in
fact, it is not necessary to maintain all combination of R(pathi, LD(pathi))
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Figure 2.15: Solution candidates for multi-layer SADP.
during simultaneous routing and coloring. Given this observation, we develop
an efficient three-dimensional path finding based on dynamic programming.
Assume a grid gi is considered to be routed by a 2-pin net n(gs, gt)
where gs and gt are the source and sink pins, respectively. We first evaluate
the costs of assigning gi as a mandrel pattern and as a trim pattern. According
to the definition in Eq. (2.1) and (2.2), we then obtain the accumulated cost
along the path from gs to gi. Although there are many solution candidates for
the routing path through gi, we only need to maintain two solutions, costi(m)
and costi(t), where costi(m) and costi(t) are the accumulated routing costs
when gi is assigned as a mandrel pattern and a trim pattern, respectively. By
keeping the minimum costi(m) and costi(t) in paths,i for each traversed grid
gi, we are guaranteed to obtain the minimum cost solution for paths,t. The
solution for the routing path of n(gs, gt) can be expressed as the following
recursive form of dynamic programming:
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R(paths,t, LD(paths,t)) =
R(paths,i, LD(paths,i)) +R(pathi,t, LD(pathi,t))
(2.4)
, for any gi in the routing grid
According to Eq. (2.4), we only need to maintained two minimum
cost solutions costi(m) and costi(t) for any grid gi traversed during A* search.
This makes our three-dimensional path finding more efficient on both time and
space.
2.3.3 Experimental Results
We implemented the proposed algorithm in C++ and tested it on the
machine with 2.66GHz CPU and 4G memory. The parameters in Eq. (2.1)
and Eq. (2.2) are set as follows: α = β = 1 and γ = 0.3. Two experiments test
the performance and robustness of our approach. The first experiments con-
tains only single-layer and obstacle-free designs, while the second experiment
includes multi-layer designs in the presence of obstacles. For single-layer de-
sign, the method in [61] is implemented and compared with our approach. For
multi-layer designs, our results are compared with a wirelength-driven routing
method.
First we compare our result with [61] which simply works for single-
layer designs. Because [61] also adopts A* search technique, we are able to
incorporate its cost function into our routing flow. However, due to the un-
availability of the benchmark in [61], we randomly generate test cases to per-
form the comparison. Four cases are generated with different number of nets
46
as shown in Table 2.3. Note that the layout size of these cases is the same;
in which Case1 has the lowest routing density while Case4 has the highest
routing density. We compare the result in terms of wirelength (WL) and dou-
ble patterning performance including (1) the number of spacer-protected trim
patterns (#SP-trim), (2) the number of non-spacer-protected trim patterns
(#NSP-trim), (3) the number of forbidden grids (#FORB grid), and (4) the
number of conflicts (#conflict). The result shows our approach consistently
generates better pattern quality with only a 3% wirelength increase. On aver-
age, our result generates 51% more spacer-protected trim patterns than [61], in
which spacer protection implies better pattern quality. In addition, we reduce
the number of non-spacer-protected trim patterns and forbidden grids by 39%
and 55%, respectively.
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Table 2.3: Result comparison with [61] on single-layer designs.
Testcase #Nets Router WL Double Patterning
#SP-trim # NSP-trim # FORB grid #conflict
[61] 3770 28 63 3 0
Case1 300 Ours 3820 40 33 0 0
[61] 7258 209 346 26 0
Case2 600 Ours 7330 250 216 12 0
[61] 9704 427 727 48 0
Case3 800 Ours 10130 725 464 25 0
[61] 12171 750 1107 122 0
Case4 1000 Ours 12929 1291 702 101 0
Avg Ratio 1.03 1.51 0.61 0.45 148
We then test the performance of our approach on multi-layer designs
in the presence of blockages. Since there is no previous routing work taking
double patterning into consideration on multi-layer designs, we implement a
multi-layer wirelength-driven routing method followed by SADP layout decom-
position as our comparison baseline. A set of two-layer industrial designs are
scaled down to 22nm technology for the experiment. Table 2.4 gives the statis-
tics of these designs. Each design contains two metal layers, M1 and M2, and
blockages appear on both layers. Table 2.5 shows the comparison between our
approach and the wirelength-driven routing in terms of wirelength, the num-
ber of vias (#Via), double patterning performance and runtime. Our approach
achieves a great improvement in the results of double patterning. On average,
the number of spacer-protected trim is increased by 2.87X; and the number
of non-spacer-protected trim patterns and forbidden grids are reduced by 31%
and 49%, respectively. The runtime of WL-driven is less than our approach
because it does not perform any decomposability checking. It is worth men-
tioning that the benchmarks are quite dense and some areas contain congested
pins which are difficult for double patterning technology. Table 2.5 also shows
that unresolvable conflicts exist in both of our result and wirelength-driven
result, which may be fixed by post-routing techniques. Our approach outper-
forms wirelength-driven routing with fewer conflicts. The number of vias is
increased by 32% because we utilize layer assignment to prevent conflicts and
to improve the pattern quality.
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Table 2.4: Benchmark statistics for multi-layer designs.
Circuit Size(um2) #Nets #Blockages
M1 M2 Tot
CK1 20x20 29 279 26 305
CK2 48x48 306 3528 210 3699
CK3 100x100 872 13207 766 13813
CK4 160x160 1937 38792 2029 40370
Table 2.5: Result comparison of routing and layout decomposition on multi-layer designs.
Circuit Router WL #Via Double Patterning Runtime(s)
#SP-trim # NSP-trim # FORB grid #conflict
CK1 WL-driven 22911 48 320 262 13 22 2.3
Ours 23045 60 480 179 3 15 6.6
CK2 WL-driven 126215 616 2397 5248 794 251 37.8
Ours 133893 906 9397 3539 518 136 208
CK3 WL-driven 530555 1788 6222 10588 1772 757 190.8
Ours 536215 2292 18162 7491 923 290 1021.6
CK4 WL-driven 1269046 4484 13740 25005 4375 1682 556.2
Ours 1297775 5708 43238 17587 2787 670 2802.5
Avg Ratio 1.02 1.32 2.87 0.69 0.51 0.50 4.69
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Figure 2.16: Sample Layout decomposition result by (a) [9] and (b) our ap-
proach.
Fig. 2.16 shows a 1D layout generated by SADP-friendly layout de-
composition [9] and our approach. Our result tends to generate more mandrel
patterns and reduces the number of non-spacer-protected trim patterns, which
implies our result obtains better pattern quality according to the proposed
routing guidelines.
Overall, our approach consistently achieves SADP-compliant results
with negligible wirelength overhead. We provide more flexibility on layout
decomposition by taking layer assignment into consideration. In addition, our
prescribed layout planning techniques greatly improve the pattern quality and
thus can benefit lithography manufacturing for SADP.
2.3.4 Summary
In this section, we propose a novel multi-layer SADP-aware detailed
routing approach. A set of SADP-aware routing guidelines are presented,
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which improves SADP compliancy. We adopt a multi-layer routing model
and present simultaneous layer assignment to increase the flexibility of SADP
layout decomposition. Our work simultaneously solves routing and layout de-
composition problems using a correct-by-construction methodology. The ex-
perimental results show that the proposed approach achieves promising results
on both single-layer and multi-layer designs.
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2.4 SADP Compliant Post-Routing
Although embedding lithography-aware information in detailed routing
as discussed in the previous section can achieve better DFM awareness, it
involves significant addition of constraints and physical design time [19, 30].
Besides, the explosion of restrictive design rules may cause QoR (Quality of
Results) degradation in terms of design metrics such as frequency, power and
area.
In-design physical verification flow [7, 29] allows designers to configure
an additional set of design rules that are not usually considered in typical
routing flow, but are good for manufacturability. Violations caused by these
rules are identified and then used to guide the routing engine to refine routes.
Recently, Mann et al. presented a DFM optimization method [60] that adopts
in-design flow. They perform hotspot fixing after obtaining the routing results,
but only target at via replacement rules.
This section exploits a post routing approach that has the flexibility to
resolve lithography violations without the overhead of repeated rule checking.
In addition, it allows for successive refinement in the definition of lithographic
violations as the process node matures, and implementation of fixes as local-
ized ECO (Engineering Change Order) operations without needing to reroute
the complete design. We employ in-design physical verification flow in a com-
mercial router, which allows us to perform physical verification and pass the
information to the router. Therefore, by configuring lithography friendly de-
sign rules for physical verification, the router can iteratively check lithography
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validity and perform localized rip-up and reroute to fix violations.
The rest of Section 2.4 will be organized as follows. We discuss the
routing challenges and our motivation in Section 2.4.1. We present our post
routing flow in Section 2.4.2. The experimental results are discussed in Section
2.4.3, followed by the summary in Section 2.4.4. The preliminary results of
this work were reported at [29].
2.4.1 Routing Challenges with Lithography Rules
A typical solution to avoid SADP-unfriendly layout consists of perform-
ing post-OPC lithography simulation and identifying the layout hotspots that
lead to silicon failure. Unfortunately, the lithography simulation is time con-
suming, and therefore cannot be used to drive the routing engine. Another
way is to correlate the model-based lithographic information to topological de-
sign rules that can be understood by the routing engine. However, the ability
to route a given netlist within specified performance criteria (such as timing,
current capacity, resistance, capacitance, etc.) in specified runtime constraints
is inversely dependent on the number of design rules that need to be satisfied
during routing. For sub-22nm node, the rule count is reported [59] up to 2000.
Taking into account all design rules during the routing phase can be computa-
tionally expensive and may lead to performance degradation of the resultant
layout. In practice, some important design specifications may be sacrificed
in order to satisfy rules for manufacturability. Therefore, only a few selected
design rules are considered during routing. However, the design rules ignored
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during the routing phase can be significantly important to avoid lithograph-
ically difficult hotspots, thus leading to an adverse effect on the lithography
quality of the resultant design.
Identifying the previously unconsidered design rules that caused litho-
graphic hotspots can help successive application of selective design rules in
routing without any degradation in circuit performance. For example, Fig.
2.17 shows the impact on lithography quality (LQ) and routability when the
number of design rules increases. Lithography quality LQ(A) corresponds to
the design choice A is obtained by considering only a few design rules during
routing, and LQ(B) corresponds to the design choice B is obtained with larger
number of design rules considered during routing. If many lithography design
rules are considered, the lithography quality would obviously increase, but the
























Figure 2.17: Lithography quality and routability based on different number of
design rules.
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and application of context-dependent design rules, the lithography quality of
the design can be improved significantly from LQ(A) to LQ(C) without much
loss in routability or circuit performance.
2.4.2 SADP-compliant Post-routing
We propose a new routing flow that allows SADP-compliant rip-up
and reroute during post-routing stage. Fig. 2.18 shows our overall method-
ology, including two main steps: lithography rule extraction and lithographic
hotspot fixing. First we perform lithographic simulation after typical rout-
ing flow. We then characterize the problematic patterns with properties that
can be transformed into design rules. These rules are fed back to the routing
engine where problematic patterns can be fixed in post-routing stage. The
lithographic hotspot fixing is proceeded until an identified quality criteria is
met or the iteration upper bound is reached.
2.4.2.1 Lithography-aware Design Rule Extraction
Advanced processes rely on model-based simulation to evaluate lithog-
raphy quality accurately. However, it is difficult to adopt this approach in the
optimization processes because it is computational expensive. Ignoring the
lithography impact in the design flow clearly will create a gap between the
obtained layout and the acceptable lithography-friendly layout. As an alter-
native, we analyze the simulation results under the process specification and
transform the important factors into rules that can be applied by rule-based
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approaches.
We perform lithographic simulation after typical routing flow consid-
ering only the mandatory design rules. Based on the simulation results, the
analysis tool can identify faulty patterns according to process characteristics,
including Edge- placement-error (EPE), variations of line-width and space, etc.
We perform pattern matching that helps to classify hotspots caused by similar
pattern topologies. The patterns that tend to cause larger number of hotspots
are then selected and recommended as rules for improving lithography quality.
Usually, they either have more restricted values for design specification, or
involve particular features arrangement.
The main characteristic of these problematic patterns, including fea-
ture width, feature space, and the geometrical relation between features, are
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Figure 2.18: Overall methodology flow.
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verification tool, which applies pattern matching to identify all faulty patterns
in the design. The rules will also guide the routing engine to fix the identified
patterns. Note that lithography rule extraction only requires one time effort
for a particular manufacturing process/setting. Once the lithography-aware
design rules are extracted, these rules can be generally adopted by designs
with the same process.
The design rule extraction step is critical to identify the few layout
structures leading to highest yield loss. The following cases must be considered:
• Inaccurate rules will result in useless layout structure matches that will
be processed with the same priority of the real lithographic hotspots,
and thus will waste routing resources and decrease the effectiveness of
the fixing flow.
• A huge number of less critical layout structures can nevertheless impact
yield. Therefore, the design rule extraction step should also include these
hotspots, and the neighboring environment of the hotspot must be con-
sidered. The rule should identify layout topologies that could be fixed
within the extracted environment, and the fix strategy must be adapted
accordingly. As an example, the rule must capture the problematic pat-
tern but also the context to enable correction with the minimum local
layout changes.
• The fixing flow is implemented after detail routing and relies on the place
and route information. Therefore, the macro and standard cell internals
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cannot be modified. In addition, the rules must be designed to report
the violation for the involved routing structure to avoid routing issues
with the macro.
2.4.2.2 Lithographic Hotspot Fixing with In-design Physical Veri-
fication Flow
There have been several studies on SADP-aware routing as mentioned
above, but there are some difficulties to adopt those approaches in real in-
dustrial design flow. First, previous SADP-aware routing studies define new
routing strategies for the router to follow, which usually requires a fundamental
change of the router behavior. This imposes an implementation overhead for
routing tool. Furthermore, lithographic hotspots highly depend on the tech-
nology node, manufacturing process, and other parameters. It would be a huge
burden to modify router implementation for different processes and foundry
settings. Second, although considering SADP compliance during full routing
provides large solution space for decomposable layout, it is computationally
expensive to handle all rules. DRC and DFM rule count has been increased
as the technology node shrinks. The router complexity to check these rules
increases even faster because the rules are more complicated. Too much rules
also restrict the solution space for other optimization, such as timing, power,
etc. Third, foundries often provide recommended rules for manufacturability
improvement except the mandatory DRC rules. These rules are nice-to-have,
but are not enforced strictly. Therefore, these recommended rules should be
given lower priority than DRC rules during physical design flow.
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We adopt industrial in-design physical verification flow to integrate
lithography awareness into routing stage. In- design physical verification flow
performs concurrent physical design and physical verification, which helps to
improve the turnaround time between physical design and physical verification.
The concept is to integrate physical verification into routing engine and use
verification results to guide the following rip-up and re-route. With this flow,
we can formulate SADP-compliant rules as a part of sign-off physical verifica-
tion, which performs pattern matching to identify violated layout structures.
Our methodology first performs regular routing without consider any
manufacturing issues. The lithography-aware rules are then added into the
signoff rule deck. We then apply physical verification to identify lithographic
hotspots and to guide the localized rip-up and reroute. This process is it-
eratively performed until all hotspots are fixed or a given iteration count is
achieved. The proposed flow has the following features:
1. Easy integration into the existing design flow. Since the SADP-aware
rules are configured as signoff rules, there is no need to change the router
implementation. These rules are described by formal semantics similar
to DRC rules, which creates no ambiguity and can be easily modified
depending on different process parameters.
2. Efficient SADP-aware routing. The SADP-aware rules are not considered
in the main routing step, which avoids the runtime overhead for extra
rule checking.
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3. Prioritized rules checking. Our methodology only allows SADP-aware
rules in post routing stage. Therefore, the router can first focus on the
mandatory design rules and allows more optimization space in the main
routing step. In addition, only problematic patterns will be rerouted,
which avoids excessive layout changes to affect prior optimized results.
4. Inherent benefits with in-design flow. The in-design flow adopts accurate
signoff physical verification with pattern matching, which is especially
suitable for checking lithographic hotspots that are usually complicated.
In addition, in-design flow can still consider timing closure that helps to
keep design performance.
2.4.3 Experimental Results
The proposed methodology flow is tested on advanced process node
designs. We first perform lithographic simulation on designs with the same
technology. By observing patterns with bad printability, we extract their fea-
tures and correlate them to design rules. Table 2.6 shows the results by feeding
lithography-aware rules into our flow. Three rules are verified after the regu-
lar routing, and patterns that violate these rules are identified and re-routed
locally. To prevent too much overhead for lithography-aware post routing, we
limit the fixing iterations to 3. For each rule, we show the violation fix rate
after all iterations. Note that these rules are considered simultaneously in each
iteration.
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Table 2.6: Post routing results after fixing lithography-difficult hotspots.
Design Violation Fix Rate Hotspot Red. Rate 4DRC 4WNS 4TNS 4CPU
Rule 1 Rule 2 Rule 3 Total
Design 1 81.20% 65.60% 71.70% 75.60% 58.70% 0 0 0 1.60%











Figure 2.19: Normalized violation count for each rule.
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The proposed flow works more effective for Design 1, where each rules
has more than 65.6% violations fixed. Design 2 is larger and more complex,
and thus the solution space for re-route is more limited. The breakdown of
the violation percentages account for each rule is shown in Fig. 2.19. It can
be seen that Rule 1 tends to identify more lithographic hotspots. The overall
violation fix rate for Design 1 is 75.6%, while for Design 2 is 24%. Fig. 2.20
shows sample layouts before and after the hotspot fixing.
Figure 2.20: Sample layouts before (left) and after (right) fix. Blue boxes
identify hotspots.
We further verify the impact of our lithography rules and re-routed
solutions by performing the lithographic simulation. The hotspot counts are
considerably reduced, where the hotspot reduction rate is 58.7 for Design 1,
and 51% for Design 2. Fig. 2.21 shows the lithographic simulation results
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Figure 2.21: (a) Pre-fix and (b) after-fix hotspot density map of Design 1; (c)
pre-fix and (d) after-fix hotspot density map of Design 2.
before and after the hotspot fixing for Design 1 and Design 2, where the
hotspot density is much reduced after applying the proposed flow.
Note that these lithography-aware rules are not mandatory. Although
our goal is to remove them as more as possible, it is okay not to remove them
completely since they are not critical design rules. However, we should make
sure the design retains its optimized state from prior routing stage, in terms of
normal design rules, timing, etc. We collect the DRC report and timing report
after applying our flow. Table 2.6 shows the difference of DRC (4DRC), the
worst negative slack (4WNS), and the total negative slack (4TNS). Our flow
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does not degrade the timing performance. In fact, the timing of Design 2
is slightly improved after several rip-up and re-route. It is worth mentioning
that no any violations are introduced in the mandatory design rules. The CPU
time is reported as the additional post routing against the normal routing time.
Although Design 2 is smaller than Design 1, its hotspot fixing time is much
larger, reflecting more difficulty in finding valid routes.
The above results are obtained under fixed rip-up and re-route iter-
ations for both Design 1 and Design 2. We perform another experiment to
study the impact of iteration number. We observe that when the iteration
number is doubled, the fix rate of certain rules is increased while that of the
others is decreased. The overall fix rate by doubled iterations is even slightly
worse than the results with less iteration. This shows that the fix rates in
Table 1 has almost reached the upper bound for the given design space and
rules. As a future study, we may prioritize these lithography rules according to
their lithographic impact. For example, the most important rules are applied
at the first iteration, and the other rules are gradually added in the following
iterations.
2.4.4 Summary
We propose a SADP-friendly post routing methodology that adopts
industrial in-design physical verification flow. Lithography-aware design rules
are extracted from the lithographic simulation and are fed into the verifica-
tion tool for hotspot detection. The identified hotspots can then guide the
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localized rip-up and re-route. We compare the lithography quality between
the typical routing flow and the proposed flow. The proposed methodology
successfully reduces lithographic hotspots without introducing new violations
for the existing design rules and without quantitatively impacting QoR of the
design. Simulation results show that the hotspot reduction rate can be up
to 58.7% compared to the design without considering lithography-aware rules.
The lithography-aware design rules are treated equally and optimized simul-
taneously in this work. However, the lithographic impact of each rule and the
difficulty to fix it may be different. As a future work, we would like to further
study the importance of these rules and prioritize them during the iterative
hotspot fixing to maximize the lithography quality.
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2.5 SADP Layout Decomposition with Complimentary
E-beam Lithography
When a layout has been generated through the physical design flow,
it requires a layout decomposition step to determine the masks for double
patterning lithography. Although with the aforementioned SADP-aware lay-
out optimization approaches, finding a valid decomposition result may still be
difficult as we keep pushing pitch scaling. Complementary lithography is an
advanced technique that enables higher layout resolution.
Complementary lithography is proposed to allow 193nm optical lithog-
raphy work hand-in-hand with high-resolution lithography to achieve advanced
designs [11, 34]. In the first step, base features are created by cheaper opti-
cal lithography or self-aligned double patterning (SADP); in the second step,
high-resolution lithography techniques are applied to cut unnecessary lines.
Such line cutting can be accomplished by costly quadruple patterning, EUVL,
or EBL. By carefully arranging how features are generated with the combined
lithography techniques, we can achieve good pattern quality with a reasonable
manufacturing cost. The advantages of adopting complementary lithography
include: (1) high throughput by generating base patterns with mature optical
lithography; and (2) improved mask yield by partial EUVL or EBL patterning,
while no heavy manufacturing cost introduced.
Recently, the technique to combine optical and complementary EBL
becomes promising. Lam et al. [50, 51] proposed using EBL to complement
193nm immersion lithography for 1D layout. As shown in Fig. 2.22, regular
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lines are first fabricated by SADP; EBL is then used for line cutting to get
the target layout. Although having their own advantage, standalone SADP
and EBL are limited by low manufacturing flexibility and low throughput,
respectively. Fortunately, by combining SADP with EBL together, we have
the potential to achieve high productivity and pattern quality at the same
time.
Several studies [50, 51, 62] have presented the effectiveness of applying
SADP with line cutting technique on 1D layout designs. In order to optimize
the overall throughput with hybrid SADP and EBL, an integer linear pro-
gramming (ILP) -based approach [26] was proposed by properly distributing
cutting patterns to the optical mask and e-beams. However, this work only
targets at 1D gridded designs and allows wire end extension that is not always
permitted for general designs. There have been some studies [9,61,74,90] pre-
sented for pure SADP layout decomposition of 2D random patterns, where
layout decomposition is the process to assign layout features into two differ-
ent fabrication steps. These approaches impose strict SADP process rules to
ensure the decomposed layout is SADP-manufacturable. However, the design
+ =
Figure 2.22: Complementary lithography for 1D layout.
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flexibility is highly restricted and the layout may still not be decomposable
given a complex layout.
In this section, we solve 2D layout decomposition problem that en-
ables SADP with complementary EBL. To the best of our knowledge, there is
no existing study considering SADP with complementary lithography on 2D
designs. In addition, we provide a systematic approach that allows conflict
minimization during SADP layout decomposition. Our main contributions
include:
• We present a new layout decomposition framework for SADP and com-
plementary EBL, which considers overlay minimization and EBL through-
put optimization simultaneously.
• We propose a new graph formulation and a matching-based approach
that allows eliminating conflicts by the merge-and-cut technique.
• We show that for pure SADP layout decomposition problem, our ap-
proach can be adapted to minimize conflicts with overlay consideration.
• The results show that our approach is very efficient, and that all conflicts
can be eliminated with minimal overlay error and e-beam utilization.
The rest of Section 2.5 is organized as follows. We will introduce the
merge-and-cut technique and give the problem formulation for hybrid lithog-
raphy in Section 2.5.1. In Section 2.5.2, we present our face graph formulation
that embeds SADP constraints as well as the solution candidates for solving
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conflicts. Our layout decomposition that performs simultaneous overlay and
EBL throughput optimization is presented in Section 2.5.3. We then explain
an adapted conflict minimization approach that can be used for pure SADP
in Section 2.5.4. Finally, we will show experimental results in Section 2.5.5,
followed by the summary in Section 2.5.6. The preliminary results of this work
were reported at [34].
2.5.1 Merge-and-cut Technique
The layout decomposition problem is usually formulated as a two-
coloring problem, where conflicting patterns must be assigned different colors.
One color will be defined by mandrel pattens, as pattern A in Fig. 2.1, while
the other will be defined by non-mandrel patterns, as B. A two-coloring result
of Fig. 2.23(a) is shown in 2(b).
The challenge of SADP layout decomposition is that two-coloring method
may not necessarily avoid all conflicts. To further eliminate conflicts, merge-
and-cut technique is utilized [9,58] to merge two conflicting patterns and then
trim out the unwanted part by the trim mask. Fig. 2.23(b) shows two con-
flicts remaining after two-coloring, and thus we cannot generate those pat-
terns by the mandrel and trim mask directly. Fig. 2.23(c)∼(e) show pos-
sible merge-and-cut solutions by merging two conflicting patterns and then
cutting the unwanted area by the cutting patterns cut1∼cut6 defined by the
trim mask. As mentioned previously, the pattern boundaries that directly











Figure 2.23: Merge-and-cut example. (a) Target layout. (b) Two- coloring
result. (c)∼(e) Layout decomposition with merge-and-cut. Red lines show
boundaries with overlay error risk.
ting patterns cannot violate the minimum spacing Sdp such as (e). Therefore,
merge-and-cut solutions should be selected appropriately such that the cutting
boundaries/overlay are as small as possible. It can be seen that the solution
in Fig. 2.23(c) cause shorter boundaries with overlay risk than that of (d).
2.5.1.1 Problem Formulation for Hybrid SADP and EBL
Given a layout with 2D random patterns, our task is to perform lay-
out decomposition with hybrid SADP and EBL. Because there may not be
a conflict-free solution with pure SADP, we utilize EBL as an extra cutting
lithography. Our objective is to remove all conflicts by the merge-and-cut tech-
nique, while minimize the overlay error and the required e-beam cost (defined
in Section 2.5.3).
2.5.2 Graph Formulation with Embedded SADP Constraints and
Conflict Solving Solutions
We first introduce our graph formulation that is essential for our layout
decomposition approach. There are three purposes of this graph:
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1. To embed the minimum Sdp constraint.
2. To generate all solution candidates for solving conflicts.
3. To formulate the cost of the layout decomposition.
Take Fig. 2.25 as an example. There are two conflicts after performing
two-coloring for the target layout as shown in (a), and two possible solutions
are shown in (b), (c). Several techniques needs to be applied to embed the
SADP constraint and solution candidates for solving conflicts in the face graph.
In the following, we will introduce these techniques which are applied as shown









Figure 2.24: Face graph construction flow.
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Gc nodeGc edgeGf face nodeGf dummy  nodeGf edge
Figure 2.26: (a)(b)(c) Conflict graph (black) and face graph (red) example.
(d)(e) Matching results.
Given a 2D layout, we construct a conflict graph Gc = (Vc, Ec) to
express the relationship among layout patterns. Each vertex vc ∈ Vc represents
a pattern, and each edge ec ∈ Ec is constructed when the distance between two
patterns is less than Sdp. Fig. 2.26(a) show the conflict graph of the layout
in Fig. 2.25(a). It has been shown that in two-coloring problem, a conflict
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occurs only when there is an odd cycle in the conflict graph [45]. To achieve a
valid SADP layout decomposition, we have to eliminate all odd cycles in Gc.
Based on Gc, we define its dual graph, face graph Gf = (Vf , Ef ) where
Vf = Vface ∪Vdummy. A vertex vface ∈ Vface corresponds to a face in Gc except
the exterior face, and a dummy vertex vdummy is created for each merge-and-
cut candidate of a conflict. An edge ef ∈ Ef connects vface and vdummy if
vdummy is the solution candidate to solve the corresponding conflict of vface.
We call vface as an even (odd) vertex if it corresponds to an even (odd) face
in Gc. The initial face graph of the layout in Fig. 2.25(a) is shown in red in
Fig. 2.26(b).
For adjacent odd vertices vf1 and vf2, they may share the same merge-
and-cut candidates. For example, vdummy1 and vdummy2 in Fig. 2.26(b) both
refer to cut3 in Fig. 2.25(c). In the case where ef1 = (vf1, vdummy1) and
ef2 = (vf2, vdummy2) refer to the same merge-and-cut candidate, we combine
ef1 and ef2, and remove the dummy vertices vdummy1 and vdummy2, as shown in
Fig. 2.26(c). As shown in Fig. 2.26(c), the two dummy vertices in the middle
are removed.
2.5.2.2 Conflict Graph Partitioning
Decompsing all layout patterns at the same time may consume a lot of
computational time. In fact, in most cases, patterns can be partitioned into
smaller groups such that divide-and-conquer approach can be applied to solve
them. If there is no edges between two vertices vi and vj in Gc, then vi and vj
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can be solved independently. This is straightforward since the coloring result
of vi does not affect the coloring of vj when their distance is larger than Sdp.
Once we construct Gc, we traverse it from an arbitrary vertex by DFS
to obtain a connected component. Then we pick an untraversed vertex as a
new head of DFS to find another connected component until all vertices are
traversed. For each connected component, we construct a sub-Gf based on the
corresponding sub-Gc. The following layout decomposition procedures will be
performed for each sub-Gf individually.
2.5.2.3 Conflict Graph Planarization
It has been shown in [27,77] that the planarity of the conflict graph is
based on the setting of Sdp. The conflict graph is planar only if Eq. (2.5) is
satisfied:
{ Sdp < 2× Smin in the Manhattan distance
Sdp <
√
2× Smin in the Euclidean distance
(2.5)
, where Smin is the minimum spacing between patterns on the layout. In the
case that Eq. (2.5) is violated, we need to planarize Gc since Gf cannot be
constructed based on a non-planar graph.
If a conflict graph Gc is highly non-planar, it implies that several pat-
terns conflict with multiple patterns. Therefore it is less possible to find a
valid DPL decomposition. Be assuming that the non-planar cases in the give
layout is limited, we apply the following heuristic to solve the non-planar sub-
graph. In a non-planar graph Gc, assume e1 ∈ Ec and e2 ∈ Ec cross each
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other, we eliminate one of the two edges by merging their connected vertices.
Conceptually, this planarization means we force two patterns to be merged to
prevent a non-planar case. In order to minimize the overlay error and EBL
cost of merging two patterns, the edge with smaller merging cost (defined in
Section 2.5.3.2) will be eliminated.
2.5.2.4 Even Vertex Removal for Face Graph
The degree of a face is defined by the number of edges that bound
the face. Given an edge ef = (vface, vdummy) ∈ Gf , it implies that we can
use the merge-and-cut candidate ef to reduce the degree of the corresponding
face of vface by one. Since Vf contains vertices from all faces, our merge-and-
cut candidate may either make an odd face become an even face (meaning
the conflict is solved), or make an even face become an odd face (meaning
a new conflict is introduced). Because applying merge-and-cut increases the
risk of overlay error on the cutting boundaries, we would like to minimize
new conflicts introduced by merge-and-cut. With this motivation, we apply a
vertex removal heuristic in Alg. 3 to greedily remove even vertices in Gf .
We prefer not to introduce new conflicts in Line 6, and apply greedy
merging in Line 8 if introducing conflicts is not preventable. Note that Line 8
will introduce a new odd vertex by combining an odd face with an even face.
In our implementation, we use a queue to store all initial odd vertices and and
keep updating newly introduced odd vertices with the above check until the
queue is empty.
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2.5.3 Layout Decomposition with SADP and Complementary EBL
In complex designs, the layout patterns may not be able to be manu-
factured simply by SADP with merge-and-cut techniques. Hybrid lithography
techniques can increase the layout flexibility and further push the resolution
limit.
2.5.3.1 SADP with Complementary E-beam Lithography
A limitation of applying the merge-and-cut technique with the trim
mask is that the distance between cutting patterns may violate the minimum
DPL spacing Sdp. For example, the solution in Fig. 2.23(e) requires two cutting
patterns cut5 and cut6, which actually conflict with each other. Motivated by
this limitation, we incorporate complementary EBL into the conflict elimina-
tion process. Since EBL enables higher pattern resolution, the merge-and-cut
technique would be less restricted than Sdp.
Algorithm 3 RemoveEvenVertex
1: Fodd ← all odd faces in Gc
2: for all f ∈ Fodd do
3: Γ(f)even ← even adjacent faces of f
4: Γ(f)odd ← odd adjacent faces of f
5: if Γ(f)even 6= φ then
6: Remove vi ∈ Gf ,∀fi ∈ Γ(f)even
where vi is the corresponding face vertex of fi
7: else




EBL enables smaller feature width and spacing, and thus it achieve bet-
ter pattern quality and design flexibility than SADP. However, EBL through-
put is its biggest bottleneck as the write time is determined by the number
of e-beam shots. Therefore, extensive use of e-beam cutting is not practical
for manufacturing. With hybrid SADP and EBL process, we should generate
a manufacturable SADP layout with minimal overlay error, and meanwhile,
utilize minimal e-beams to solve the remaining conflicts.
We adopt the conventional e-beam system where e-beam shots are
variable-shaped (rectangular) beams (VSB). Cutting patterns formed by VSB
require layout fracturing, meaning the patterns are decomposed into non-
overlapping e-beam shots/rectangulars. For example, each of cut1∼cut4 in
Fig. 2.23 requires one VSB, while each L-shape of cut5 and cut6 requires two
VSBs.
2.5.3.2 Min-Cost Matching based Conflict Elimination
In SADP layout decomposition problem, our objective is to eliminate
conflicts with minimal overlay error and EBL utilization. We first explain
our min-cost matching based conflict elimination algorithm on the face graph.
Then we discuss how to utilize this algorithm for the overlay and EBL co-
optimization, including a post processing based approach (Section 2.5.3.2)
and a simultaneous optimization (Section 2.5.3.2). Two layout decomposition
approaches are proposed, a post processing based approach (Section 2.5.3.2)
and a simultaneous optimization (Section 2.5.3.2).
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The face graph defined in Section 2.5.2 has the following property:
Property A. An edge ef = (vodd, vdummy) ∈ Ef maps to a merge-and-cut
candidate of the corresponding conflict of vodd, where merge-and-cut reduces
the degree of vodd by one.
According to Property A, we can solve a conflict corresponding to an
odd vertex by selecting one of its connecting edges ef ∈ Ef . It is obvious
that selecting more than one ef for an odd vertex is unnecessary because
a new conflict would be introduced and more merge-and-cut efforts would
be required. Therefore, we seek to find one merge-and-cut solution for each
conflict, and we formulate the conflict elimination problem as the matching
problem, where each match corresponds to solving a conflict. For example,
Fig. 2.26(d) and (e) show two different matching results which corresponds to
the final masks shown in Fig. 2.25(b) and (c), respectively.
Post Processing Based Conflict Elimination Since the trim mask itself
can be used for the merge-and-cut technique to solve conflicts, we can view
EBL cutting as a back-up solution during conflict elimination. We propose
a two-stage approach for overlay error and e-beam optimization. First, we
solve all conflicts by applying the min-cost matching algorithm on Gf , then
we assign the obtained cutting patterns to the trim mask and e-beam shots
according to SADP constraint Sdp. The approach flow is shown in Alg. 4,
where Nshot(e) represent the required number of e-beam shots for the merge-
and-cut candidate corresponds to e.
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Algorithm 4 Hybrid-Post
Input: Gf = (Vf , Ef ) // Section 2.5.2






1: AssignCost SADP(Ef )
2: Pallcuts ← RunMatching(Gf )
3: Gmc ← ConstructConflictGraph(Pallcuts)
4: Poptical ←MIS(Gmc)
5: Pebl ← Pallcuts − Poptical
In the beginning of Alg. 4, Gf is constructed based on Section 2.5.2.
Since EBL is not considered in the first stage, we model the edge cost simply
by the SADP overlay error according to Eq. (2.6) in Line 1.
coste = Lboundary(e) ∀e ∈ Ef (2.6)
where Lboundary is the boundary length of the corresponding cutting pattern of
e.
We then solve all conflicts by merge-and cut technique (Line 2). The
cutting patterns Pallcuts with the minimum overlay can be obtained by per-
forming the min-cost matching algorithm in Line 2. However, there may exist
conflicts among the cutting patterns because of the Sdp constraint. With e-
beam available, we can carefully select a subset of cutting patterns Poptical that
do not violate Sdp, and let the rest of the cutting patterns Pebl formed by EBL.
We first construct a conflict graph Gmc for Pallcuts in Line 3 to check if there is
any conflict among Pallcuts. In order to minimize e-beam shot utilization, we
apply maximal independent set (MIS) algorithm on Gmc to obtain the max-
imal number of valid patterns for Poptical (Line 4), and assign the rest of the
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cutting patterns to be done by EBL (Line 5). Based on the property of MIS,
the Sdp constraint is guaranteed to be satisfied for Poptical.
Note that the Sdp constraint is guaranteed to be satisfied for Poptical
according to Theorem 2.
Theorem 2: There is no conflict for patterns in Poptical obtained in Alg. 4.
Proof In the conflict graph Gmc, a conflict edge connects two vertices if their
corresponding patterns cannot co-exist on the trim mask. For any two vertices
in the MIS of Poptical, there must be no edge connecting them according to the
definition of independent set. Therefore, no conflict exists for patterns in
Poptical
Conflict Elimination with Simultaneous Overlay and EBL Through-
put Optimization Although the approach in Section 2.5.3.2 can success-
fully solve conflicts with hybrid SADP and EBL, it only considers EBL in
the last stage and does not include e-beam optimization when finding the
min-cost matching. To further improve the decomposition result, we propose
a simultaneous overlay error and EBL throughput optimization as shown in
Alg. 5. The main idea of the algorithm is to start from a restricted solution
space and gradually increase the solution space with more EBL merge-and-
cut candidates until we find a valid solution. Based on the algorithm, only
necessary e-beam candidates are considered, and the matching algorithm can
simultaneously optimize SADP overlay error and e-beam utilization.
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Algorithm 5 Hybrid-Sim
Input: Gf = (Vf , Ef ) // Section 2.5.2






1: AssignCost SADP(Ef )
2: Pconf = Φ
3: repeat
4: Poptical, Pebl ← RunMatching(Gf )
5: Pconf ← ValidateCut(Poptical)
6: SubstituteEBL(Pconf )
7: until Pconf == Φ
In the beginning of Alg. 5, Gf is constructed based on Section 2.5.2.
All edges are initialized as optical cuts with the cost defined by Eq. (2.6).
We then iteratively perform min-cost matching algorithm in Line 4 to find the
cutting patterns. Since we may obtain conflicts among some optical cutting
patterns in Line 5, we substitute those conflicting optical cuts by EBL cuts in
Line 6 with the cost function in Eq. (2.7).
coste = Cebl ×Nshot(e) ∀e ∈ Pconf (2.7)
where Cebl is a user-defined parameter to control the cost of a e-beam shot.
In our implementation, we set Cebl sufficiently large than the cost of
any optical cut, such that optical cuts are always preferred than EBL cuts.
However, Cebl can also be properly defined to trade e-beam shots for overlay
error improvement. By including both overlay and e-beam cost with Eq. (2.6)
and Eq. (2.7), our min-cost matching solution can minimize the overlay error
and e-beam utilization simultaneously. Note that we assume rectangular beam
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shape is applied. For example, an L-shaped pattern requires at least two beam
shots. In addition, there are minimum size and maximum size limitation for
beam shape, which would also affect the number of shots Nshot of each merge-
and-cut candidate. Because a merge-and-cut candidate is formed between
patterns with half-pitch width, generally the minimum shape constraint would
not be violated; and the maximum shape constraint would apply for long
cutting patterns. Fig. 2.27 shows the matching solutions of Alg. 5 and how
cutting candidates are updated in each iteration.
Our min-cost matching in Line 4 is implemented by LEDA library with
the complexity O(VfEf lg Vf ). The validation and substitution in Line 5-6 can
be done by querying our pre-constructed conflict graph for all merge-and-cut
candidates, which takes near linear time. Although Alg. 5 needs to perform
the above processes repeatedly, the iterations would converge very quickly
because the solution space is enlarged in each iteration. In our experiment, all













































Figure 2.27: Example of Hybrid-sim algorithm. The edge cost shows the overlay penalty of a cut, where β
indicate the cost of one e-beam shot.(a)∼(d) Matching solutions obtained in each iteration; cut candidates
are replaced as e-beam if there is a conflict in the matching solution. (e)∼(h) The corresponding merge-
and-cut solutions of (a)∼(d). The algorithm continues until there is no conflict as shown in (h).
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2.5.4 Overlay-aware Conflict Minimization for Pure SADP
The approaches discussed so far are targeted at the layout decomposi-
tion for hybrid SADP and EBL. We find that our approach can be adapted for
conflict minimization in pure SADP layout decomposition. Since there is no
previous study that optimize cutting patterns in SADP layout decomposition,
this approach can be very useful when the layout is highly complicated and
complementary lithography is not available. We first introduce the problem
formulation, and explain how to adapt our face graph to solve this problem.
2.5.4.1 Problem Formulation
Given a layout with 2D random patterns, our task in overlay-aware con-
flict minimization is to perform SADP layout decomposition with the manu-
facturing constraints on the mandrel and trim masks. Our objective is to solve
as many conflicts as possible by merge-and-cut technique, while minimize the
overlay error introduced by the cutting patterns.
2.5.4.2 Adapted Face Graph for Conflicting Cuts
In the face graph defined in Section 2.5.2, the merge-and-cut candidates
may conflict each other. Therefore, when applying the min-cost matching
algorithm to solve conflicts as explained in Section 2.5.3.2, we may obtain
conflicting cutting patterns. These conflicts must be prevented in pure SADP
layout decomposition.
















Figure 2.28: Face graph adapted for conflicting cuts. (a) Conflict graph (black)
and Face graph (red). (b) Cutting patterns that cannot co-exist are indicated
by arrows. (c) Adapted face graph without conflicting cuts.
and face graph. Two conflicts v1 and v2 are discovered because they forms
odd cycles in the conflict graph. The merge-and-cut candidates of v1 and v2
are shown by cut1∼cut3 and cut4∼cut6 in Fig. 2.28(b), respectively. It can
be seen that if we select cut1 and cut4 to solve the two conflicts, the solution
would not be valid because the two cuts are too close to be fabricated on the
same mask. Similarly, cut3 and cut6 cannot co-exist.
To add the conflicting cuts information into our face graph, we check all
merge-and-cut candidates by traversing all edges, and make conflicting edges
connect to the same dummy vertex. Finally, we can obtain an adapted face
graph G′f with the conflicting cuts information embedded. As shown in Fig.
2.28(c), after this graph adaption, d1 and d4 is merged, and so is d3 and d6.
2.5.4.3 Matching based Conflict Minimization
The adapted face graph G′f has the following property:
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Property B. If two merge-and-cut candidates cannot co-exist because their
spacing is less then Sdp, the corresponding edges ef1 and ef2 connect to the
same vdummy ∈ Vdummy.
Property B guarantees that the matching algorithm would only select
one edge that covers the same dummy vertex. This ensures that Sdp rule is
satisfied for the cutting patterns. Besides, Property A in Section 2.5.3.2 still
holds for the adapted face graph. Consequently, by modeling the edge cost
of G′f with the desired SADP cost, we can minimize conflicts with the min-
cost matching algorithm presented in Section 2.5.3.2. Here our objective is to
minimize overlay error introduced by cutting patterns, therefore, Eq. (2.6) is
adopted in the matching problem. This approach allows simultaneous opti-
mization for overlay minimization and conflict minimization for pure SADP
layout decomposition.
2.5.5 Experimental Results
The proposed algorithms are implemented in C++ and tested on Intel
platform with 2.66 GHz CPU and 4G memory. We synthesize OpenSPARC T1
designs with Nangate 45nm standard cell library [5], and perform placement
and routing with Cadence SOC Encounter [1] to generate the layouts. These
layouts are then scaled down for 22nm technology node. For simplicity, we
assume the sizes of the minimum pattern width, spacing, and spacer width
are 50nm, and make the corresponding adjustment for the benchmark. The
double patterning spacing Sdp is set large enough to introduce conflicts to
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evaluate the performance of our algorithms. Table 2.7 shows the statistics
of five designs with the number of 2D patterns (#Polygon) and the initial
coloring conflicts (#Conf) before applying our approaches, where #Conf is
obtained based on the two-coloring result.
We first present the layout decomposition results for pure SADP lithog-
raphy based on the approach in Section 2.5.4. This shows the effectiveness of
our conflict elimination approach using cutting patterns formed by the trim
mask, but also shows the limitation of pure SADP. Then we show how layout
decomposition with hybrid SADP and EBL can further improve the results.
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Table 2.7: Overlay-aware layout decomposition for SADP.
Design #Polygon #Conf SADP-Cut SADP-OV
#Confrem Bndyov (um) CPU (s) #Confrem Bndyov (um) CPU (s) OV Imp%
alu 9792 1992 46 541.98 1.57 60 311.79 1.64 42.47%
byp 27675 5015 274 1413.04 2.56 25 1129.90 2.83 20.04%
div 20501 3914 222 901.16 3.32 39 680.20 3.36 24.52%
ecc 7922 2282 104 575.29 1.36 24 430.48 1.42 25.17%
efc 7173 1988 91 503.44 1.15 96 354.47 1.14 29.59%
Average 28.36%
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2.5.5.1 Overlay-aware Layout Decomposition for SADP
We first apply the proposed approach in Section 2.5.4 to solve conflicts
with the trim mask for conflict and overlay error minimization. Because the ex-
isting approaches for SADP layout decompositions [9,61,75,90] are performed
for two-colorable cases, no solution would be generated for comparison on de-
signs with conflicts. Although layout perturbation [35] can be applied to solve
native conflicts, we do not allow layout change in our problem. An alternative
to solve this problem is to minimize the total number of cutting patterns, by
which we expect less overlay error and unsolved conflicts because less cutting
patterns compete for the mask resource. As a baseline, we implement this
alternative (SADP-Cut) by replacing Eq. (2.6) with Eq. (2.8) and compare it
with the proposed overlay-aware layout decomposition (SADP-OV).
coste = 1 ∀e ∈ Ef (2.8)
Table 2.7 shows the results after layout decomposition in terms of the
remaining conflicts (#Confrem), the total length of the overlay-risky bound-
aries touched by the trim mask (Bndyov), and the CPU time. It can be seen
that the merge-and-cut technique is not sufficient to solve all conflicts be-
cause of the resolution limit of the trim mask. Compared with the baseline,
SADP-OV successfully reduces the overlay error, whose effect can be repre-
sented by the length of the cutting boundaries. On average, the overlay error
can be reduced by 28.36% with SADP-OV. Although there are still outstand-
ing conflicts that cannot be resolved, our approach successfully resolve more
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than 95% of the initial conflicts, showing that merge-and-cut is promising for
SADP layout decomposition. Note that our benchmarks are not targeting at
any specific lithography process and thus are not SADP-friendly designs. By
properly designing the layout for SADP or specify lithography-aware rules in
early design stages, it would be easier to solve conflicts by our approach.
It is interesting to observe that in some cases (byp, div and ecc), SADP-
OV reduces conflicts more effectively than SADP-Cut. We further investigate
these cases and found that the merge-and-cut candidates selected by SADP-
OV are often shorter and simpler (more rectangles rather than L-shape or
Z-shape) than those by SADP-Cut. The side effect is due to that the cutting
patterns from SADP-OV are less likely to conflict with each other. Conse-
quently, more cutting patterns are valid and more conflicts can be solved.
2.5.5.2 Overlay and EBL Throughput Co-optimization for SADP
with Complementary EBL
By adopting complementary EBL, the conflicts that cannot be handled
in Section 2.5.5.1 can be solved. We compare the layout decomposition re-
sults when applying the two conflict elimination approaches, Hybrid-Post and
Hybrid-Sim. Because Hybrid-Post is a two-stage approach, we would like to
study how the result in the first stage affects the final result. Therefore, two
versions of Hybrid-Post are implemented, one perform the min-cost matching
algorithm based on Eq. (2.6) (Hybrid-Post-OV), while the other perform the
min-cost matching algorithm based on Eq. (2.8) (Hybrid-Post-Cut).
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The results are shown in Table 2.8, where #V SB refers to the to-
tal number of variable shaped beams. Note that the cutting patterns are
2-dimensional and thus a conflict may require more than one VSB to solve.
With complementary EBL, all conflicts in our benchmark are solved. It can be
seen that Hybrid-Post-Cut requires a large number of VSB because it leaves
more unsolved conflicts before applying e-beams. The simultaneous optimiza-
tion Hybrid-Sim outperforms the two post-processing based approaches, which
reduces VSB utilization by 69% while achieving comparable overlay error min-
imization with Hybrid-Post-OV.
Applying Hybrid-Post does not increase much computational time com-
pared to Table 2.7. Although Hybrid-Sim iteratively performs matching algo-
rithm, the iterations converge quite fast and thus does not cause much runtime
overhead. In our experiment, at most 4 iterations are needed to obtain a valid
layout decomposition solution.
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Table 2.8: Layout decomposition for Overlay and EBL throughput co-optimization
Design Hybrid-Post-Cut Hybrid-Post-OV Hybrid-Sim
#VSB Bndyov (um) CPU (s) #VSB Bndyov (um) CPU (s) #VSB Bndyov (um) CPU (s)
alu 240 541.98 1.59 219 311.79 1.66 24 329.00 1.85
byp 1347 1413.04 2.63 60 1129.90 2.91 11 1133.85 3.36
div 1249 901.16 3.37 119 680.20 3.41 72 685.81 3.77
ecc 479 575.29 1.38 72 430.48 1.45 37 433.41 1.52
efc 561 503.44 1.16 335 354.47 1.16 54 378.88 1.36
Avg Ratio 8.47 1.41 0.96 1.00 1.00 1.00 0.31 1.03 1.12
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2.5.6 Summary
We present a new layout decomposition framework for SADP and com-
plementary EBL, which considers overlay minimization and EBL throughput
optimization simultaneously. We show that conflict elimination by merge-
and-cut can be formulated as a matching-based algorithm based on our graph
formulation. Our approach is flexible to be applied for different lithography
resources, including SADP with complementary EBL and pure SADP. The re-
sults show that applying merge-and-cut technique in hybrid SADP and EBL
layout decomposition is promising, and that our approaches is efficient and
effective in minimizing overlay error and e-beam utilization simultaneously.
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Chapter 3
Mask Optimization With Process Window
Aware Inverse Correction
As technology nodes continue shrinking, semiconductor industry is still
stuck at 193nm lithography. Due to the resolution limit, various resolution
enhancement techniques (RETs) have been proposed to achieve deep sub-
wavelength lithography. Optical Proximity Correction (OPC) is one of the
RETs that have been widely used.
Typical OPC approaches can be divided into two categories: rule-based
approach [71] and forward model-based approach [16]. Rule-based OPC is
simple and fast, but only suitable for less aggressive designs. Forward model-
based OPC usually relies on edge fragmentation and movement, where mask is
adjusted iteratively based on mathematical models. To allow more flexibility,
a topological invariant pixel based OPC [83] was proposed. However, the
solution space of these approaches is natively limited and thus OPC in advance
technology nodes has become more challenging. Inverse models-based method,
also referred as Inverse lithography technique (ILT) [36,65], is one of the strong
OPC candidates for 32nm and beyond [73].
ILT-based OPC solves the inverse problem of the imaging system through
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optimizing an objective function. The ILT process starts from the target
printed patterns and iteratively optimizes the mask. ILT approaches are ex-
pected to achieve better results than conventional OPC methods because its
pixelated mask optimization enables better contour fidelity.
In recent years, ILT has drawn more attention because of its great flexi-
bility in mask optimization. Granik [37] proposed a fast solution based on con-
strained nonlinear formulation. Shen et al. [68] formulated ILT as a nonlinear
image restoration problem, and solved it by a level-set time-dependent model.
Poonawala et al. [66] formulated the inverse problem as a continuous function
and optimized the mask by the gradient descent approach. Various enhance-
ment techniques [42,55,93] have been presented based on the gradient descent
framework. Zhang et al. proposed cost function reduction methods [91,92] to
make the optimization less dependent on the initial condition. However, most
of these approaches only optimized image contour, and only [42] considered the
focus variation. Moreover, none of them can directly optimize edge placement
error (EPE), which is an important measurement for yield impact.
The main objective for OPC is to obtain an optimized mask that can
compensate the pattern distortion. However, as the feature size is getting
smaller, the yield impact of layout uncertainty during the manufacturing pro-
cess is getting larger. Considering manufacturing variability has thus become
an important issue for mask optimization and has been studied in several for-
ward model-based OPC methods [10, 49, 85]. In order to tackle the above
issues in ILT, in this chapter, we propose new mask optimization approaches
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considering simultaneously 1) the design target optimization under nominal
process condition and 2) process window minimization with different process
corners. The main contributions include:
• We propose mask optimizing approaches considering design target and
process window simultaneously.
• We formulate the EPE violation as a sigmoid function and derive the
closed form of its gradient for EPE minimization.
• We present MOSAIC˙exact that achieves the best results among all com-
pared approaches, and MOSAIC˙fast with efficient gradient computa-
tion.
• We perform experiments on 32nm M1 designs released by IBM and show
that our two approaches outperform the first place winner of the ICCAD
2013 contest by 7% and 11%, respectively.
The rest of the chapter is organized as follows. We first give an introduc-
tion of the forward lithography process in Section 3.1. Our mask optimization
approaches are explained in Section 3.2. Finally, we show our experimental
results and comparison in Section 3.3, followed by the summary in Section 3.4.
The preliminary results of this work were reported at [31].
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Table 3.1: Variable and symbol definitions.
Variables Definitions
M Mask
I Intensity after optical system
Z Printed pattern after photoresist process











Figure 3.1: Forward lithography process model.
3.1 Forward Lithography
We first explain the mathematical form of the forward lithograph pro-
cess. Table 3.1 gives the basic variables and operators. The lithography pro-
cess is shown as Fig. 3.1. The mask M is projected through optical lens onto
the wafer plane, which is coated with photoresist. The aerial image I then
goes through development and etching processes to form the final printed im-
age Z. The forward lithography process of obtaining printed image from a
given mask can be modeled with two phases, optical projection model and
photoresist model.
The Hopskins diffraction model [40] has been widely used for partially
coherent imaging system. To reduce the computational complexity, we adopt
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the singular value decomposition model (SVD) [15] to approximate the Hop-
skins model in this section. In SVD model, the Hopskins diffraction model can
be decomposed into a sum of coherent systems based on eigenvalue decompo-




wk|M(x, y)⊗ hk(x, y)|2, x, y = 1, 2, ...N (3.1)
where hk is the kth kernel of the model and wk is the corresponding weight of
the coherent system. The Nhth order approximation to the partially coherent




wk|M(x, y)⊗ hk(x, y)|2. (3.2)
In our implementation, the system is approximated with Nh = 24 kernels.
The light transmitted through the mask is then exposed on the pho-
toresist. An image can be developed if the light intensity of the exposed area
exceeds a threshold thr. Therefore, the photoresist effect can be defined by
the following step function:
Z(x, y) =
{
0 if I(x, y) 6 thr
1 if I(x, y) > thr
(3.3)
Later in this chapter, we will derive the partial differential of the imag-
ing system. In order to obtain a continuous form, we apply the sigmoid func-
tion to approximate the threshold model:
Z(x, y) = sig(I(x, y)) = 1
1+e−θZ (I(x,y)−thr)
(3.4)
where θZ defines the steepness of the sigmoid function. Fig. 3.2 illustrates our




















Figure 3.2: Sigmoid function with θZ = 50 and thr = 0.225.
3.2 Mask Optimization for Design Target and Process
Window
3.2.1 Inverse Lithography based on Gradient Descent
The forward lithography process in Eq. (3.4) can be described below:
Z = f(M) (3.5)
The OPC problem by inverse lithography tries to find:
Mopt = f
−1(Zt) (3.6)
where Zt is the target pattern and Mopt is the optimized mask with OPC.
However, this is an ill-posed problem because different masks may yield the
same result. Therefore, there is no directed closed form solution to Eq. (3.6).
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Algorithm 6
1: F ← objective function of OPC
2: M ← Zt with rule-based SRAF
3: P ← initialize unconstrained variables corresponding to M
4: repeat
5: g← calculate gradient ∇F
6: P ← P − stepSize× g
7: M ← recalculate pixel value based on P
8: until #iteration = thiter or RMS(g) ¡ thg
9: Mopt ←M iter with the lowest objective value
Instead, gradient descent based approaches have been commonly used to solve
the ILT problem.
The details of our methodologies to solve the ILT problem are shown in
Alg. 6. The ILT problem is formulated as a multivariable objective function
F where each variable p(x, y) ∈ P corresponds to a pixel of the mask. As
explained previously, our objective in this work is to optimize the design target
and the process window, represented and evaluated below.
Minimize: F = α×#EPE V iolation+ β × PV Band
Subject to: M(x, y) ∈ {0, 1} (3.7)
where α and β are user-defined parameters to control the tradeoff between
the two terms. Edge placement error (EPE) measures the manufacturing dis-
tortion by the difference of edge placement between the final image and the
target image under nominal process condition. EPE may cause yield impact
if its value is larger then a certain threshold thepe and this is referred to as a
violation. Process variability band (PV Band) [69] measures the layout sensi-
tivity to process variations, which indicates a range of feature edge placement
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among possible lithography process variations.
When the gradient descent algorithm is applied, the solution converges
to the local optimum of the objective function closest to the initial condition.
Starting from a good initial solution gives us a better chance to obtain a good
result. An intuitive initial solution is the target mask. Instead of using the
target mask directly, we apply simple rule-based OPC [56] by adding sub-
resolution assist features (SRAF) in line 2.
Because the mask M contains only binary values, the ILT problem is
an integer nonlinear problem and difficult to solve. It is common to relax the
binary constraint to convert the ILT problem into an unconstrained optimiza-
tion problem. We adopt the sigmoid transformation [93] as Eq. (3.8), which
has been shown to provide effective solution searching for gradient descent:
M = sig(P ) = 1
1+e−θM ·P
, θM : steepness. (3.8)
The relaxed variable P is therefore unbounded. Line 3 and line 7 in Alg. 6
perform the variable transformation based on the above definition.
In our gradient descent, we start from an initial mask solution and iter-
atively approach the optimum solution in the direction of the negative gradient
of F with the number proportional to stepSize (line 6). In order to directly
calculate the gradient, F must be a differentiable function. We will discuss
in Section 3.2.2∼3.2.4 how to define F properly and derive the closed form
of its gradient. The optimization is repeated until an user-defined iteration
threshold thiter is reached or the solution converges to a local optimum. The
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local optimum can be determined when the gradient becomes zero. Since each
pixel inside the mask has its own gradient, we calculate the root mean square
(RMS) of gradients of all pixels and exit the loop when it is less then a toler-
ance value thg. We further improve the solution quality by exploring multiple
local minima. Our implementation integrates the jump technique [93], where
the step size will be adjusted to encourage searching the solution from different
local minima.
3.2.2 Design Target Formulation based on EPE
In this section, we focus on the first half part of Eq. (3.7) for design
target optimization. Although EPE is a common criterion to evaluate image
contour, none of existed ILT approaches optimize EPE directly. Here, we
propose an exact objective formulation for EPE minimization. Fig. 3.3 (a)
gives an example of how EPE is measured. Measured points are sampled
along the boundary of the target patterns, which includes a set of samples
on horizontal edges (HS) and a set of samples on vertical edges (V S). We
observe that the image distortion is continuous, producing either inner image
edges or outer image edges as shown in Fig. 3.3 (b). Therefore, we can sum up
the image difference as Dsum within the range of the EPE constraint thepe.




















Dkj , if (i, j) ∈ V S
(3.9)
where
D = (Znom − Zt)2 (3.10)
We can then determine if there is an EPE violation based on Eq. (3.11).
Again, since we need to formulate a differentiable equation, this threshold
model is approximated by the sigmoid function with a steepness of θepe.
EPE Violation =
{
0 if Dsum < thepe
1 if Dsum > thepe
(3.11)
By checking Dsum at all sample points {HS, V S}, we obtain the ob-























The closed form of the former part of Eq. (3.13) can be derived as Eq.



















∂(Znom(i, k)− Zt(i, k))2
∂p(x, y)
= 2θZθM × (Znom(i, k)− Zt(i, k))Znom(i, k)(1− Znom(i, k))
× {[M(i, k)⊗H∗nom(i, k)]Hnom(i− x, k − y)
+ [M(i, k)⊗Hnom(i, k)]H∗nom(i− x, k − y)}
×M(i, k)(1−M(i, k)).
Here H∗nom denotes the conjugate transpose of the kernel matrix Hnom. The
derivation of Eq. (3.15) can be found in Appendix 1.
Note that the complexity of the gradient calculation is proportional
to the size of the sample points |HS|+|V S|. If the target patterns are very
complicated, the sample points would increase, and so does the computational
time.
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3.2.3 Design Target Formulation based on Image Difference
To improve the complexity of gradient calculation, we propose another
objective formulation for design target optimization. The concept is to min-
imize the image difference (id) between the nominal image and the target






(Znom(i, j)− Zt(i, j))γ
where γ is used to control the weight of the impact made by the image differ-
ence. According to Appendix 1, the gradient can be derived as:
∇Fid = γθZθM · {Hnom⊗ [(Znom − Zt)γ−1  Znom  (1− Znom) (M ⊗H∗nom)]
+H∗nom ⊗ [(Znom − Zt)γ−1  Znom  (1− Znom) (M ⊗Hnom)]}
M  (1−M)
(3.17)
The quadratic form (γ = 2) of Eq. (3.16) has been used in previous ILT
studies. We find that when performing the co-optimization of design target
and process window, setting different γ can help make a trade-off between
these two objectives. In our implementation, γ is set as 4.
3.2.4 Co-optimization for Design Target and Process Window
PV Band is the area between the outermost printed edge and the
innermost printed edge among all process conditions. However, the outer-





Figure 3.4: PV Band calculation. (a)∼(c) Printed images under different
process conditions. (d) Resulted PV Band.
[69]. As illustrated in Fig. 3.4, the calculation of PV Band requires a se-
ries of boolean operations through all possible printed images. However, these
boolean operations are difficult to model with a continuous form.
Therefore, we try to minimize the difference between possible images
and the target image, as defined in Eq. (3.18) where Np is the number of
possible process conditions. With this formulation, we expect that inner edges






By combining Eq. (3.12) and Eq. (3.16) with Eq. (3.18), we can
obtain the following objective functions that optimize design target and process
window simultaneously. Both of the two functions are applied into Alg. 6 as
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MOSAICexact and MOSAICfast respectively, and evaluated in Section 3.3.
Fexact = αFepe + βFpvb (3.19)
Ffast = αFid + βFpvb (3.20)
3.2.5 Speedup for Kernel Convolution
The gradient calculation requires a large amount of computational
efforts from convolution operations, which is the main overhead of our ap-
proaches. We transform the non-quadratic form of Eq. (3.2) into Eq. (3.21)
based on the properties of convolution, associativity with scalar multiplication
and distributivity. With the new formulation of the kernel function, we can
precompute H by combing all kernel models without losing the accuracy. This
reduces the convolution operations by Nh times and significantly improves the





wk · (M ⊗ hk) =
Nh∑
k=1






Our ILT methods are implemented in C/C++ and tested on Linux
machine with 3.4 GHz CPUs and 32 GB memory. We adopt the optical pa-
rameters from [3], with 193nm wavelength, a defocus range of ±25nm and a
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dose range of±2%. Ten benchmarks released by IBM for the ICCAD 2013 con-
test [3] are tested, which represent the most challenging shapes to print. Each
benchmark is a layout clip of 32nm M1 layer, with a size of 1024nm×1024nm.
The resolution of the pixelated mask is 1nm per pixel. EPE constraint thepe is
set as 15nm. EPE sample points are measured every 40nm along the pattern
boundaries.
The parameters α and β in our objective functions are set based on the
scoring function provided in [3] as follows:
(3.22)Minimize: Score = Runtime+ 4× PV Band+ 5000×#EPE
+ 10000× ShapeV iolation
where ShapeV iolation is based on the existence of holes in the final
contour. All our results produce zero ShapeV iolation.
We compare our results with the top 3 winners of the ICCAD 2013
contest, where those approaches are also designed to optimize Eq. (3.22).
The results are shown in Table 3.2 in terms of the number of EPE viola-
tions (#EPE), the area of process variability band (PVB), and Score. With
the given scoring function, our approaches successfully achieve the best result
(lowest score). Table 3.3 shows the runtime comparison of different OPC ap-
proaches. Note that the compared approaches are run on a different machine
(2.65GHz CPU) from ours. However, we can still see that the runtime of MO-
SAIC˙fast is around the same scale as the contest results. Moreover, runtime
only accounts for a small portion of the overall score, which accounts 0.12%
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for MOSAIC˙fast and 0.75% for MOSAIC˙exact, respectively. Examples of our
OPC result can be seen in Fig. 3.5.
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Table 3.2: Comparison with the winners of the ICCAD 2013 contest.
Testcases 1st place 2nd place 3rd place MOSAIC fast MOSAIC exact
Name Pattern Area #EPE PVB Score #EPE PVB Score #EPE PVB Score #EPE PVB Score #EPE PVB Score
B1 215344 0 65743 263578 6 57190 259242 2 70014 290329 6 58232 263246 9 56890 274267
B2 169280 1 53335 218659 13 45776 248589 0 58927 235838 10 47139 238812 4 48312 214493
B3 213504 25 143993 701266 39 90493 557459 35 106676 602009 59 82195 624101 52 84608 600955
B4 82560 0 31654 127030 14 24276 167591 1 38401 158891 1 28244 118298 3 24723 115161
B5 281958 0 65529 262378 16 55754 303505 4 69796 299394 6 56253 255327 2 56299 237363
B6 286234 1 62164 254086 18 49059 286718 0 59315 237351 1 50981 209238 1 49285 204224
B7 229149 0 51098 204787 8 43663 215134 8 56972 268241 0 46309 185475 0 46280 186761
B8 128544 0 25802 103447 0 23810 95771 0 26106 104504 2 22482 100186 2 22342 100031
B9 317581 2 74931 310008 15 62164 324225 12 78781 375533 6 65331 291646 3 62529 268138
B10 102400 0 18433 73904 0 19585 78829 0 18579 74376 0 18868 75703 0 18141 73276
Ratio 1.11 1.12 1.16 1.04 1.00
Pattern Area/PVB unit: nm2111
Table 3.3: Runtime comparison with the winners of the ICCAD 2013 contest.
Testcases 1st place 2nd place 3rd place MOSAIC fast MOSAIC exact
B1 606 482 273 318 1707
B2 319 485 130 256 1245
B3 294 487 305 321 2523
B4 414 487 287 322 1269
B5 262 489 210 315 2167
B6 430 482 91 314 2084
B7 395 482 353 239 1641
B8 239 531 80 258 663
B9 284 569 409 322 3022
B10 172 489 60 231 712
Average 341.5 498.3 219.8 289.6 1703.3
unit: second
3.3.1 Convergence of Gradient Descent
We further investigate the convergence of our gradient descent based
ILT. In our experiments of Alg. 6, the maximum iteration number thiter is 20
and the optimization is stopped at thg = 0.015. Fig. 3.6 shows the convergence
curves of testcase B4 and B6. We can see that the number of EPE violations
gradually decreases while PV Band goes the opposite. This is because EPE
has higher weight in the objective function. In the first few iterations, the
mask patterns are nearly non-printable, and thus the result is less stable. The
patterns become printable after a few optimization procedures, which also
reflects the increase of PV Band as more iterations applied. In general, the
optimization can converge quite effectively within 20 iterations.
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Figure 3.6: Convergence of the gradient decent with MOSAIC˙exact. First row: B4; second row: B6.
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3.4 Summary
As the increasing challenges of semiconductor manufacturing, OPC be-
comes much more difficult. ILT based approaches have been a promising
candidate for advanced technology nodes. We propose new mask optimiz-
ing solutions considering design target and process window simultaneously.
Two approaches, MOSAIC˙exact based on exact EPE minimization and MO-
SAIC˙fast with efficient gradient computation are tested on 32nm designs.




Accurate Lithography Hotspot Detection
Based On PCA-SVM Classifier
With the continuous shrinking of technology nodes, layout patterns
become more sensitive to lithography processes and degrade manufacturing
yield. Lithography hotspots are forbidden topologies that need to be identified
and eliminated during physical verification. Various design for manufacturing
(DFM) techniques [64, 80] have been proposed to avoid these hotspots. In
the meantime, there are resolution enhancement techniques (RET), such as
optical proximity correction [84], phase-shift mask, and off-axis illumination,
to improve the printability of problematic topologies. However, for deep sub-
wavelength process, preventing lithography hotspots is still challenging and
it requires accurate physical verification to identify these hotspots for yield
improving.
In physical design and verification stages, the hotspot detection prob-
lem is to locate hotspots on a given layout with fast turn-around-time. Conven-
tional lithography simulation [47, 67] obtains pattern images by complicated
lithography models. Although it is accurate, full-chip lithography simulation
is computational expensive, and thus cannot provide quick feedback to guide
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the early physical design stages.
Recently, pattern matching based [44, 86] and machine learning based
[21, 22, 24, 53, 72, 87] hotspot detection have become popular candidates. In
pattern matching based approaches, a hotspot pattern is defined by its geo-
metric characteristics, and the detection process involves matching the hotspot
patterns with all layout patterns. This method relies on a set of pre-defined
hotspot patterns, and patterns outside of the scope of this set may all be
viewed as non-hotspots. Defining too many hotspot patterns would lead to
over-estimation and over-optimization; while defining too few would limit the
design space too aggressively. Although pattern matching based methods are
accurate and fast, how to properly define hotspot patterns is still the main is-
sue. In machine learning based approaches, a regression model is constructed
according to a given training data, which includes hotspot and non-hotspot
patterns. The model is then used to identify hotspots on a given testing lay-
out. Machine learning based approaches enlarge the possible topologies for
hotspots, therefore can improve the detection rate. However, it also increase
the false alarms, which means some reported hotspots are not real hotspots.
Effective representation of layout data is essential for hotspot detection
problem and there have been several encoding methods proposed. Kahng et
al. presented an early hotspot detection [44] that builds a graph for the full
layout to reflect pattern-related CD variation. This method depends on a
limited set of CD variation evaluation methods, and thus false alarms may
be generated. Yu et al. proposed a DRC-based hotspot detection [86] by
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extracting critical topological features and modeling them as design rules. How
to extract critical design rules is a crucial process for its performance because
excessive rules would lead to numerous false alarms, while too few rules would
lead to missed real hotspots. Range pattern [76,79] is proposed to incorporate
process-dependent specifications, which then can be used to identify hotspots
by performing a string matching. Recently, Support Vector Machine (SVM)
has become a popular data learning model for hotspot detection. Drmanac et
al. [24] utilize Support Vector Machine (SVM) to train patterns represented
by the histogram extracted from pixel-based layout images. In [72], layout
density-based metrics are extracted to train the SVM kernel. A hybrid pattern
matching and machine learning based approach [22] is proposed to take the
advantages of both techniques.
In this chapter, we propose a high performance hotspot detection ap-
proach based on PCA-SVM classifier. Principle component analysis (PCA) is a
technique for feature extraction and data reduction; combining PCA with SVM
helps to improve the detection accuracy significantly. Besides, our approach
integrates the advantages of pattern matching and data learning, where pat-
tern matching techniques enable high accuracy and data learning algorithms
provide high flexibility to adapt to new lithography processes and rules. The
main contributions include:
• We propose a multi-level PCA-SVM based data learning flow that can
extract critical layout information through mathematical analysis.
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• We present a two-stage hierarchical data clustering approach to partition
the layout data, such that irrelevant data can be processed by different
classifiers for both efficiency and accuracy improvement.
• We apply several data compression techniques to enhance the perfor-
mance of PCA-SVM, including data sampling for hotspot/non-hotspot
imbalance, and dimension reduction for encoded layout data.
• The experimental results show that our approach effectively maximizes
accuracy and minimizes false alarms at the same time, where more than
80% of hotspots on all given testing layouts can be identified successfully.
The rest of the chapter is organized as follows. We will first give
the problem formulation in Section 4.1. Our proposed approaches including
hotspot model calibration and full layout detection will be explained in Sec-
tion 4.2 and Section 4.3, respectively. Finally, we will show our experimental
results and performance analysis in Section 4.4, followed by the summary in
Section 4.5. The preliminary results of this work were reported at [32].
4.1 Problem Formulation
The hotspot detection problem can be formulated as follows. Given
two sets of verified layout clips, a set of hotspots and a set of non-hotspots,
construct a system/model that can be used to identify unknown hotspots on a
testing layout. The objective is to increase the number of true hotspots (Hit)
and decrease the number of false hotspots (Extra).
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A sample of the input layout clip is shown in Fig. 4.1. A Frame
corresponds to the ambit or context area associated to its center. A Core,
if indicated, corresponds to the central location where a hotspot appeared;
otherwise the clip is free of hotspots. When given a testing layout with
unknown hotspots, the hotspot detection engine should report all possible
hotspot locations. However, excessive false hotspots reported would cause




Figure 4.1: Examples of hotspot patterns marked in red. (a) Hotspot resulted
from 1D patterns only. (b) Hotspot resulted from complex 1D and 2D patterns.
4.1.1 Layout Pattern Representation
A layout pattern becomes a hotspot not only because of the shape it-
self, but also because of the combined impact of its neighboring patterns. One
fundamental step for the hotspot detection problem is to represent layout pat-
terns with certain format that can well describe the layout environment. We
adopt the concept of the fragmentation based context characterization [20] to
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encode the layout patterns. This characterization method provides important
layout information that is sufficient to describe a hotspot/non-hotspot, includ-
ing pattern shapes, the distance between patterns, corner information (convex
or concave), and etc.
Fgiure 4.2 (a) shows the contour of three layout patterns and their
corresponding Hanan grids. Fragments are generated based on these grids
as shown in (b). For each fragment f , an effective radius r is defined to
cover the neighboring fragments which need to be considered in the context
characterization of f . The radius r is process-dependent, which relates to how
neighboring patterns can affect the fragment of interest f . We then extract all
fragments fr covered by r as shown in blue in Fig. 4.2 (b) and their properties.





Figure 4.2: Fragmentation based hotspot signature extraction. (a) Layout
patterns and the Hanan grids shown in dashed lines. (b) Fragmentation based
context characterization within the effective radius.
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fr, such as the length, corner, space, etc, which is stored as a vector for each
fragment. In the following section, we refer to the characterized vector of a
fragment as Fragment V ector (FV).
The fragment generation in [20] is done by Calibre [4]. Since our hotspot
detection flow is independent of Calibre, we generate fragments based on the
Hanan grids in a Frame. All fragments inside a Core are viewed as hotspot
patterns, and the rest of the fragments are viewed as non-hotspot patterns.
4.2 Hotspot Model Calibration
The hotspot detection is essentially composed of two steps: hotspot
model calibration with known patterns, and hotspot detection on testing lay-
outs. In this section, we will introduce our approaches to calibrate accurate
hotspot classification models, which will be used in the hotspot detection pro-
cess.
4.2.1 Overall Data Calibration Flow
Fig. 4.3 shows our hotspot calibration flow. Given the training lay-
out clips, we first decompose the layout patterns into small fragments based
on Hanan grids, and collect a set of hotspot fragments and a set of non-
hotspot fragments. We adopt the fragmentation based pattern characteriza-
tion method [20] to encode fragments, in which each fragment is represented
by a Fragment V ector (FV). This characterization method provides layout


















Figure 4.3: Hotspot model calibration flow.
such as pattern shapes, the distance between patterns, corner information
(convex or concave), and etc. Next, we apply hierarchical data clustering to
group similar fragments together based on their topological information (Sec-
tion 4.2.2). Fragments in each cluster are sampled for data balancing (Section
4.2.3) and then sent to our PCA-SVM based learning process (Section 4.2.4).
Finally, a set of hotspot classification models will be calculated for the use of
the detection process.
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4.2.2 Hierarchical Layout Data Clustering
The main objective of the hotspot calibration process is to build a model
that can distinguish hotspots and non-hotspots. We observe that the accuracy
of the calibrated model highly depends on the simplicity of the data. If the
training data is very complicated, finding a general rule to classify them would
be difficult and inaccurate. Fig. 4.1 shows two hotspot examples highlighted
in red slashed rectangles; the hotspot in (a) simply results from 1D patterns,
while the one in (b) involves several 2D patterns. Putting these two types of
data in one classifier is already a challenge, not to mention there are much
more types of hotspots. Training all data in a single classifier not only is
time-consuming but also degrades the classification performance. Therefore,
we propose a two-stage hierarchical layout data clustering approach to group
the training data (fragments) according to their topological information.
The first-level clustering try to cluster fragments by capturing the
global view of the pattern environment; and the second-level clustering further
cluster the fragments within each global cluster based on FV to reflect the lo-
cal view. By applying our clustering approach, the whole calibration process
can be done in a divide-and-conquer manner. We will show that this clustering
approach helps to improve the model accuracy and reduce the overall runtime
in our experimental results.
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4.2.2.1 Global Pattern Matching based Clustering
In the first stage, we apply a pattern matching based clustering tech-
nique to provide a quick clustering results in a global view. A set of repre-
sented pattern types are pre-defined in our pattern matching engine. These
pattern types are obtained by observing the common pattern combinations in
the testing layout clips. In general, 1D and 2D patterns are separated, and
some special 1D/2D shapes are defined.
We define an impact region based on the lithography process. For a
fragment f , if there is only 1D patterns in its impact region, f is clustered as
a 1D pattern. Specifically, we define a 1D-type pattern that includes one long
feature as shown in Fig. 4.4 (a), and another 1D-type pattern that includes
parallel 1D features as shown in (b). On the other hand, if there is a 2D pattern
inside the impact region of a fragment f , it is clustered as a 2D pattern. Fig.
4.4 (c) shows the pattern defined by an L-shaped feature and a long feature,
while (d) shows an mountain-shaped pattern.
Pattern matching is performed for each fragment to determine which
pattern type a fragment belongs to. If no specific pattern type is found,
this fragment is assigned to a default cluster. The pattern matching based
clustering only requires scanning the fragments within the impact region, and




Figure 4.4: Pattern types. (a) 1D pattern including one long feature; (b) 1D
pattern including two parallel long features; (c) 2D pattern including one long
feature; (d) 2D mountain-shaped pattern.
4.2.2.2 Local K-means Clustering
Once the pattern matching based clustering is done, we further apply
local clustering by k-means clustering [46] for each cluster obtained in the
first stage. Given a set of N data points in d-dimensional space Rd, k-means
clustering partition the points into k disjoint subsets S. The objective is to






‖xn − µi‖2 (4.1)
, where xn is a vector representing the n-th data point, and µ is the mean of
points in Si. Fig. 4.5 shows an example of dividing points into five clusters
in a 2-dimensional plane. By mapping FVs with d elements to d-dimensional
126
points, we can directly apply k-means clustering to partition the fragments
inside each global cluster based on their difference of geometrical properties.
Since Eq. (4.1) minimizes the sum of mean squared distance, each dimension of
a data point should be at the same scale. In our implementation, we normalize




Figure 4.5: K-means clustering with k = 5.
4.2.3 Non-hotspot Data Balancing
There are numerous various-shaped patterns in a layout, and the prob-
lem is that non-hotspot patterns greatly outnumbers hotspot patterns [2]. For
example, for a layout with hundreds of millions patterns per mm2, the amount
of hotspots may be less than 100. The imbalance between hotspot and non-
hotspot data is called imbalanced populations, which critically affect the success
of SVM learning [46]. In addition, since we decompose the layout patterns as
fragments and represent them by FV s, the size of the training data increases
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rapidly. It is important to shrink the data size to speed up the later data
learning process. To enhance both accuracy and efficiency, we propose a data
sampling technique to reduce the number of non-hotpot data.
In simple random sampling, every element in the given data set has an
equal chance to be chosen. However, this method is vulnerable to sampling
error because the random selection may not reflect the real data distribution.
In systematic sampling, on the other hand, elements of the given data set
are first sorted in a certain order, and each element at a regular interval is
selected. The difficulty of sampling FV s with systematic sampling is that the
dimension d of each FV may be very high. In our experience, we may need
a FV with d = 250 to well describe the property of a fragment. The sorting
process for all fragments would be time-consuming. Besides, FV s are usually
not evenly distributed in the d-dimensional space, which can result in over- or
under- represented of the data.
Our data reduction approach utilize k-means clustering to group to-
gether data with similar geographical information. By doing this, we can
choose the center of each cluster as the sampled data of the corresponding
cluster, where the center is the mean of the data within a cluster. For example,
in Fig. 4.5, the black circles are the data sampled for the five clusters. Setting
a larger size of clusters can minimize the data difference within a cluster and
reduce the sampling error; while setting a smaller size of clusters makes the
training process faster with an average view of the data. By carefully choose
the size of the cluster, we can keep the main characteristics of each cluster
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without losing the sampling coverage.
4.2.4 Multi-level PCA-SVM based Classification
4.2.4.1 Dimension Reduction with PCA
PCA [43] is a statistical technique that analyzes a set of data com-
posed of possibly inter-correlated variables. The goal is to extract the impor-
tant information of the original data and represent the data as a new set of
uncorrelated variables, called principle components. The number of principle
components s is less than or equal to the number of the original variables. In
Computer Vision field, the combination of PCA and SVM [18, 38] has been
proven to improve the performance of pattern recognition. We apply PCA in
front of our SVM process, which has the advantages of reducing the data size
and increasing the hotspot classification accuracy.
The PCA problem is defined as follows. Given a data set x ∈ Rd,
transform x into a new data set y ∈ Rs:
yi,1 = A11xi,1 + A12xi,2 + ...+ A1sxi,s
yi,2 = A21xi,1 + A22xi,2 + ...+ A2sxi,s
...
yi,s = As1xi,1 + As2xi,2 + ...+ Assxi,s
∀xi = (xi,1, xi,2, ..., xi,d)T ∈ x, i = 1, ..., n
(4.2)
such that each yi ∈ y explains as much as possible of the variance in the original
data set and that elements in y is uncorrelated. The correlation matrix A is
is a d× d matrix, which defines the new coordinate system. Each i-th column
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PCA starts from calculating the covariance matrix C and then solve
the eigenvector problem:
CAi = λiAi, i = 1, ..., n (4.4)
to obtain eigenvalues λ and their corresponding eigenvectors. The eigenvector
with the largest eigenvalue captures the most variation among the training
vectors x, while the eigenvector with the smallest eigenvalue has the least
variation.
Geometrically, PCA enables us to calculate a projection of the data
to a subspace formed by eigenvectors corresponding to the most dominant
eigenvalues. By sorting the eigenvalues in descending order, we can choose the
first s principle components to represent the original data. This allows us to
reduce our high-dimensional FV into a much shorter and more unique vector.
4.2.4.2 SVM with Polynomial Kernel
SVM is a machine learning method for classification and learning tasks.
In SVM, data vectors are mapped into a higher-dimensional space using a
kernel function, and an optimal linear discrimination function in the space or
an optimal hyperplane that fits the training data is built. The objective is
to maximize the margin between the separating hyper-plane and the nearest
data vectors from both classes.
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We adopt C-type SVM [12, 17]. Given training vectors xi ∈ Rd, i =
1, ..., n, and an indicator vector z ∈ {1,−1} for 2-class SVM, the problem






subject to zTα = 0
0 6 αi 6 C, i = 1, ..., n
(4.5)
where e is the vector of all ones, Q is an n × n positive semidefinite matrix,
Qij = zizjK(xi, xj). The parameter C controls the trade-off between allowing
training errors and forcing rigid separating margins. The kernel function K
maps the data into the different space so a hyperplane can be used to do the
separation. We use polynomial kernel function in our implementation, which
achieves the best results in our experiments.
4.2.4.3 Multi-level Training for False Alarm Minimization
We obtain several clusters from the clustering step explained in Section
4.2.2 and train a kernel for each cluster individually. The fact that hotspot
data is far less than non-hotspot data significantly affect the performance
of SVM. We find that although our trained models can successfully identify
true hotspots, numerous false alarms (Extra) are also reported. In order to
reduce the number of false alarms, we adopt a multi-level self validation kernel
structure. Conceptually, we verify our trained model using known data and
collect false alarm information. These false alarms are fed into the training
process in the next level, where the SVM model can focus on eliminating those
false alarms.
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Our multi-level kernel training flow is shown in Fig. 4.6. In Level 1,
all data within a cluster is sent to the SVM kernel training process, where a
classification model will be calculated. The classification model is tested with
the same data used for training, and thus we can verify the performance of
the model by the number of Hit and Extra. If the number of Extra exceeds
a certain threshold, we train another SVM kernel in the next level, where the
input data will be only Hit and Extra data. Eq. (4.6) is used to determine





The larger α is, the more Hit; however, the number of false alarms also goes
up. In our implementation, α is set as 5%.
It is worth mentioning that the data in each cluster is independent.
Therefore we can perform the kernel training and the later detection process
in parallel. By taking advantage of multi-core machines, our approach can be
more efficient, which is a practical feature for modern complex layouts.
4.3 Full Layout Hotspot Detection
Once the hotspot classification models are obtained in the training pro-




























Figure 4.6: SVM based data learning flow.
4.3.1 Layout Scanning
Given a full layout, we need to generate fragments first and encode
each fragment by FV according the geometric information in its nearby area.
Constructing fragments and FV for the whole layout is time-consuming and
impractical since hotspots are only formed in small regions. Therefore, we
propose a layout scanning technique to perform our hotspot checking process
in a more efficient way.
First, the layout is decomposed into grids. The grid size is process-
dependent, which must be larger than the potential hotspot diameter to give
sufficient information for FV . By default, we set the grid size the same as
the frame size of the training clips. For each grid, we extract fragments and
construct FV according to patterns inside the grid. Because the layout data
outside of the grid is ignored at this time, we may miss some important in-
formation for fragments on the grid boundary. In order not to under-estimate
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hotspots, we slightly enlarge the grid area whenever a grid is processed, as
shown in Fig. 4.7 (a). In this way, we create an overlapped checking area be-
tween adjacent grids, which helps to increase hotspot identification accuracy.
The red box and blue box in Fig. 4.7 (b) show two adjacent checking areas
by enlarging their corresponding grids; the slashed area will be checked twice
(one for the red box and one for the blue box) to ensure the result is not biased





Figure 4.7: Layout scanning. (a) Enlarged checking area. (b) Slashes show
the overlapped area between adjacent checking area.
4.3.2 Hotspot Identification Steps
In the hotspot detection process, we are required to identify hotspots on
a given testing layout using the pre-built classification models. The hotspot
identification flow is shown in Fig. 4.8. We first partition the layout into
smaller grids and scan the layout on the grid base. The same fragment gener-
ation and data compression techniques as the training flow are applied. Each

















Figure 4.8: Full layout hotspot detection flow.
we can feed the fragments and FCs into their corresponding classification
models obtained in the previous training process. According to our multi-level
hotspot detection structure, a potential hotspot fragment must be identified
by all classification models before they are reported. This helps to reduce the
false alarms significantly.
4.4 Experimental Results
The proposed algorithms are implemented in C++ and tested on the
machine with eight 3.0 GHz CPUs and 32 GB memory. The OpenMP [6]
library is used for our parallel implementation. We apply the same setting of
parameters in our approach for all benchmarks. The number of local clusters
is set as 10; the maximum number of sampled non-hotspot centers within a
cluster is 500; and the number of principle components for FV is 80.
We test our approach on the industrial benchmarks released in [2].
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Table 4.1: ICCAD12 Benchmark statistics.
Tech Training Layouts Testing Layouts
Name #HS #NHS Name #HS Area (mm2)
32nm MX benchmark1 99 340 Array benchmark1 226 12516
28nm MX benchmark2 174 5285 Array benchmark2 498 106954
28nm MX benchmark3 909 4643 Array benchmark3 1808 122565
28nm MX benchmark4 95 4452 Array benchmark4 177 82010
28nm MX benchmark5 26 2716 Array benchmark5 41 49583
Table 4.1 shows the statistics of five benchmarks, including 32nm and 28nm
designs. The training layouts are the input of the hotspot calibration process,
where hotspot and non-hotspot clips are given; while the testing layouts need
to be verified by our hotspot detection flow to report the locations of iden-
tified hotspots. The number of total hotspot clips and non-hotspot clips are
shown by #HS and #NHS, respectively. According to the definition in [2],
a reported hotspot is a Hit if it overlaps a real hotspot in the testing layout,
otherwise it is an Extra. Here we define two important criteria to evaluate the
performance of hotspot identification as shown in Eq. (4.7) and (4.8). Both









Table 4.2 shows our results compared with [87]. Note that although [53]
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Table 4.2: Result comparison with [87].
Testing Layout Methods Accuracy H/E ratio CPU (s)
Array benchmark1 [12] 94.69% 0.143 38.1s∗
Ours 80.97% 0.253 63s+
Array benchmark2 [12] 98.20% 0.041 3m54s∗
Ours 81.12% 0.041 34m57s+
Array benchmark3 [12] 91.88% 0.123 14m58s∗
Ours 90.93% 0.098 29m42s+
Array benchmark4 [12] 85.94% 0.045 5m56s∗
Ours 87.01% 0.057 13m8s+
Array benchmark5 [12] 92.86% 0.032 20s∗
Ours 80.49% 0.049 8m26s+
Overall Impr. -9.0% 27.17%
* 2 Intel Xeon 2.3 GHz CPUs with 64 GB memory.
+ 8 Intel Xeon 3.0 GHz CPUs with 32 GB memory.
also utilizes ICCAD12 benchmarks, their approach does not process a full lay-
out but layout clips. Because of this fundamental difference, we cannot provide
a fair comparison with [53]. From Table 4.2, we can see that our approach
(Ours) steadily identifies more than 80% hotspots on all benchmarks, and
maintain good H/E ratio at the same time. H/E ratio includes the informa-
tion of both Hit and Extra. Since the hotspot detection problem requires
both Hit maximization and Extra minimization, H/E ratio can more gener-
ally represent the overall performance. On average, our approach improves
H/E ratio by 27.17% compared with [87].
The CPU time in Table 4.2 is the overall runtime including training
and detection process. Table 4.3 shows the training time and detection time
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Table 4.3: Runtime breakdown.
Benchmarks
CPU time B1 B2 B3 B4 B5
Training 55s 29m4s 23m34s 11m14s 7m21s
Detection 8s 5m53s 6m8s 1m54s 1m5s
of our approach. It can be seen that the runtime spent on prediction is rel-
atively low. In real application, the training process takes one-time effort to
build the classification model. Then the obtained models can be repeatedly
used for layouts with the same process parameters. It is worthwhile to ob-
tain an accurate model with affordable runtime effort considering the model
determines the detection performance and is built only once.
4.4.1 Performance Analysis of Non-hotspot Data Balancing
In Section 4.2.3, we introduce our data sampling technique for non-
hotspots to alleviate the imbalance between hotspot and non-hotspot data.
We adjust different sampling rates as Eq. (4.9) and see how the sampled data
affects the results.
Sampling Rate =
#Sampled fragments for the training process
#Total fragments
(4.9)
Fig. 4.9 shows the results of Array benchmark5 with different sampling
rates, where the x-axis is the sampling rate and the y-axis represents the
values of the accuracy and the H/E ratio. One can observe that when the
sampling rate gets higher, the results have the trend of lower accuracy and
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Selected
Figure 4.9: Results comparison with different sampling rates for Array bench-
mark5.
higher H/E ratio. This is because our training process needs to ensure the
detection accuracy by the multi-level SVM kernels. When the number of
data is large, our training process would generate stricter detection models
to prevent false alarms. The trend of increasing H/E ratio and decreasing
accuracy reflects the effect of the stricter models. The sampling rate needs
to be decided properly to maintain a good trade-off between the accuracy
and the H/E ratio. In our implementation, we set 80% accuracy as our main
optimization objective, and then higher H/E ratio is considered. As a result,
the 1.56% compression rate in Fig. 4.9 is selected as our final parameter.
4.4.2 Performance Analysis of PCA-based SVM
In order to understand the impact on SVM results by applying PCA,
we implement two versions of our approach, one uses the presented PCA-SVM
(w/ PCA), and the other uses typical SVM (w/o PCA). The maximum length
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Table 4.4: Comparison of results with PCA and without PCA applied.
Benchmark w/o PCA w/ PCA
Accuracy H/E ratio CPU (s) Accuracy H/E ratio CPU (s)
B1 80.09% 0.217 69 80.97% 0.253 63
B2 81.73% 0.041 2005 81.12% 0.041 2097
B3 85.90% 0.074 1934 85.40% 0.092 1782
B4 87.57% 0.023 814 87.01% 0.057 788
B5 82.93% 0.036 496 80.49% 0.049 506
Average 1 1 1 0.99 1.45 0.97
of FV without PCA is 250, while the maximum length of FV with PCA is 80.
Table 4.4 shows the comparison of the five benchmarks in terms of ac-
curacy, H/E ratio, and CPU Time. We can see that the difference on the
accuracy is little, showing that reducing the vector dimension does not lose
critical information. On the other hand, the H/E ratio are significantly im-
proved in most cases, showing that eliminating less-relevant information using
PCA helps to reduce false alarms. The results show the effectiveness of PCA-
SVM on reducing the false alarms and runtime, while maintaining the accuracy
at the same time.
4.5 Summary
Lithography hotspots have a great impact on the manufacturing yield.
Identifying the forbidden pattern topologies in the physical verification or early
physical design stage has become a critical problem. We present a high per-
formance hotspot detection approach based on PCA-SVM classifier. Several
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techniques, including hierarchical data clustering, data balancing, and multi-
level training, are provided to enhance performance of the proposed approach.
Besides, our approach integrates the advantages of pattern matching and data
learning, where pattern matching techniques enable high accuracy and data
learning algorithms provide high flexibility to adapt to new lithography pro-
cesses and rules. Our data clustering and data compression techniques help
to improve the accuracy and reduce the false alarms. The experimental re-
sults show that our approach effectively maximizes accuracy and minimizes
false alarms at the same time, where more than 80% of hotspots on all given
testing layouts can be identified successfully.
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Chapter 5
Conclusions and Future Works
In this dissertation, the lithography impact for design manufacturabil-
ity is thoroughly studied, and the co-optimization of design performance and
manufacturability in various physical design stages are presented. Our major
contributions include:
• In Chapter 2, we tackle the challenge of enabling self-aligned double
patterning and present the design methodologies to integrate SADP in
placement, detailed routing, and post routing stages. To ensure the de-
composability between standard cells, a SADP-aware legalization is ap-
plied to adjust cell placement with the minimum perturbation in Section
2.2. In Section 2.3, we perform simultaneous routing and mask assign-
ment to guarantee the final route is free of coloring conflicts. In order
to reduce the routability degradation by too much DFM aware rules, we
propose a new design methodology to allow the router to locally fix weak
patterns and maintain timing closure at the same time in Section 2.4. To
further improve the design flexibility in advanced technology nodes, we
study the complementary lithography with SADP and EBL in Section
2.5, and develop a min-cost max-matching based layout decomposition
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to optimize mask and e-beam assignment.
• In Chapter 3, we present a new optical proximity correction algorithm
based on inverse lithography technique considering both design target
optimization and process window minimization. Two approaches, MO-
SAIC exact based on exact EPE minimization and MOSAIC fast with
efficient gradient computation are developed.
• In Chapter 4, we discuss the difficulty of identify lithography hotspots
during physical verification. A PCA-SVM based approach is proposed
to efficiently and accurately predict hotspot patterns. The nature of
the machine learning model allows our method to embrace fuzzy pattern
matching for potential but unseen hotspots.
We have explained the challenges to deal with the lithography limit
in advanced VLSI designs. We expect our work can motivate more follow-
up research along the direction of co-optimization for design performance and
manufacturability. To conclude the dissertation, we would like to point out
some future research directions and issues:
While SADP has been widely used for modern designs, more advanced
manufacturing processes will be required when semiconductor industries keep
pushing pitch scaling. Researchers have begun to study the process issues
for self-aligned quadruple patterning (SAQP) and general self-aligned mul-
tiple patterning (SAMP) that utilize multiple spacer depositions and trim
masks to increase pattern resolution. Physical design methods that achieve
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SAQP/SAMP enabled layouts would need to be studied. Other issues such as
process variation, pin access, and pattern regularity will become more chal-
lenging and need to be addressed for SAQP/SAMP.
Next generation lithography techniques such as EUVL, Directed Self
Assembly (DSA), and nanoimprint lithography can be further studied and
evaluated as options for future manufacturing. Innovative CAD methodolo-
gies will need to be developed to handle their design challenges and make
the mass production with these lithography techniques possible. Specifically,
complementary lithography can be achieved by 193i lithography wit EBL, or
EUVL, or DSA; each comes with pros and cons. For example, the optimiza-
tion objective for EBL is beam shots minimization, while that for DSA is
guiding templates satisfaction. How to determine a good option for comple-
mentary lithography and to make good trade-off between pattern quality and





Formula Derivation in Chapter 3












= H(i− x, j − y).
Let p(i, j) be a pixel in the imaging system, where 1 6 i, j 6 N . We rep-
resent the variable definitions M(i, j), Hnom(i, j), Inom(i, j), Znom(i, j), Zt(i, j)
as m,h, iA, z, zt for simplification.












= [(m⊗ h∗)H(i− x, j − y) + (m⊗ h)H∗(i− x, j − y)]
× θM · sig(p(x, y))(1− sig(p(x, y)))
= θM ·m(x, y)(1−m(x, y))
[(m⊗ h∗)H(i− x, i− j) + (m⊗ h)H∗(i− x, j − y)].
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= 2(z − zt)
∂z
∂p(x, y)
= 2(z − zt)
∂sig(iA)
∂p(x, y)
= 2(z − zt)θZsig(iA)(1− sig(iA))
∂iA
∂p(x, y)
= 2θZθM(z− zt)z(1− z) · [(m⊗ h∗)H(i− x, i− j) + (m⊗ h)H∗(i− x, j − y)]
·m(x, y)(1−m(x, y)).
(1.4)















(z − zt)γ−1z(1− z)
× [(m⊗ h∗)H(i− x, i− j) + (m⊗ h)H∗(i− x, j − y)]
×m(x, y)(1−m(x, y))
= γθZθM
· {Hnom ⊗ [(Znom − Zt)γ−1  Znom  (1− Znom) (M ⊗H∗nom)]
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